{"company":{"id":673908,"name":"Fidus","domain":"fidus.com","url":"https://alion.io/company/fidus-2"},"answer":"Fidus builds mostly with SystemVerilog, Verilog, VHDL, MATLAB. Its stack also includes Cocotb, UVM. SystemVerilog is named in 3 of the 6 job postings Fidus published in the last 12 months (50%). Counted by Alion from the job postings of Fidus, updated Oct 1, 2026.","window_days":365,"postings_analysed":6,"open_postings":6,"technologies_in_use":22,"modernity_score":58,"ai_adoption":false,"technologies":[{"name":"SystemVerilog","layer":"languages","postings":3,"share":0.5,"required":3,"open_postings":3,"first_seen":"2026-07-22","last_seen":"2026-09-18","median_stated_pay_usd":null},{"name":"Verilog","layer":"languages","postings":3,"share":0.5,"required":3,"open_postings":3,"first_seen":"2026-07-22","last_seen":"2026-08-26","median_stated_pay_usd":null},{"name":"Cadence Allegro","layer":"tools","postings":2,"share":0.3333,"required":2,"open_postings":2,"first_seen":"2026-02-11","last_seen":"2026-07-29","median_stated_pay_usd":null},{"name":"OrCAD","layer":"tools","postings":2,"share":0.3333,"required":2,"open_postings":2,"first_seen":"2026-02-11","last_seen":"2026-07-29","median_stated_pay_usd":null},{"name":"Siemens ModelSim","layer":"tools","postings":2,"share":0.3333,"required":2,"open_postings":2,"first_seen":"2026-07-22","last_seen":"2026-08-26","median_stated_pay_usd":null},{"name":"VHDL","layer":"languages","postings":2,"share":0.3333,"required":2,"open_postings":2,"first_seen":"2026-07-22","last_seen":"2026-08-26","median_stated_pay_usd":null},{"name":"Xilinx Vivado","layer":"tools","postings":2,"share":0.3333,"required":2,"open_postings":2,"first_seen":"2026-07-22","last_seen":"2026-08-26","median_stated_pay_usd":null},{"name":"AutoCAD","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-02-11","last_seen":"2026-02-11","median_stated_pay_usd":null},{"name":"CADSTAR","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-02-11","last_seen":"2026-02-11","median_stated_pay_usd":null},{"name":"Cocotb","layer":"frameworks","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-18","last_seen":"2026-09-18","median_stated_pay_usd":null},{"name":"Formal Verification","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-18","last_seen":"2026-09-18","median_stated_pay_usd":null},{"name":"Keysight ADS","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-16","last_seen":"2026-09-16","median_stated_pay_usd":null},{"name":"LTspice","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-07-29","last_seen":"2026-07-29","median_stated_pay_usd":null},{"name":"MATLAB","layer":"languages","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-16","last_seen":"2026-09-16","median_stated_pay_usd":null},{"name":"Mentor PADS","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-02-11","last_seen":"2026-02-11","median_stated_pay_usd":null},{"name":"Perl","layer":"languages","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-18","last_seen":"2026-09-18","median_stated_pay_usd":null},{"name":"Python","layer":"languages","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-18","last_seen":"2026-09-18","median_stated_pay_usd":null},{"name":"Sensor Fusion","layer":"practices","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-16","last_seen":"2026-09-16","median_stated_pay_usd":null},{"name":"Simulink","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-16","last_seen":"2026-09-16","median_stated_pay_usd":null},{"name":"SolidWorks","layer":"tools","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-02-11","last_seen":"2026-02-11","median_stated_pay_usd":null},{"name":"UVM","layer":"frameworks","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-18","last_seen":"2026-09-18","median_stated_pay_usd":null},{"name":"pyuvm","layer":"frameworks","postings":1,"share":0.1667,"required":1,"open_postings":1,"first_seen":"2026-09-18","last_seen":"2026-09-18","median_stated_pay_usd":null}],"own_products":[],"changes":{"first_appeared":[{"name":"SystemVerilog","first_seen":"2026-07-22"},{"name":"Verilog","first_seen":"2026-07-22"},{"name":"Siemens ModelSim","first_seen":"2026-07-22"},{"name":"VHDL","first_seen":"2026-07-22"},{"name":"Xilinx Vivado","first_seen":"2026-07-22"}],"rising":[],"falling":[],"not_seen_180d":[]},"similar_stacks":[{"name":"Aresshield","url":"https://alion.io/company/aresshield","shared_technologies":8},{"name":"Intigia","url":"https://alion.io/company/intigia","shared_technologies":9},{"name":"Oxford Ionics","url":"https://alion.io/company/oxford-ionics","shared_technologies":8},{"name":"Vector Atomic","url":"https://alion.io/company/vectoratomic/technologies","shared_technologies":12},{"name":"Benchmarkspacesystems","url":"https://alion.io/company/benchmarkspacesystems/technologies","shared_technologies":8},{"name":"Modernize Chip Solutions","url":"https://alion.io/company/modernize-chip-solutions/technologies","shared_technologies":7},{"name":"Moscow Technical University of Communications and Informatics","url":"https://alion.io/company/mtuci/technologies","shared_technologies":7},{"name":"Navigat","url":"https://alion.io/company/navigat/technologies","shared_technologies":7}],"html_url":"https://alion.io/company/fidus-2/technologies","json_url":"https://alion.io/company/fidus-2/technologies.json","license":"CC BY-SA 4.0","meta":{"source":"Alion","built_at":"2026-10-01T16:21:28Z","generated_at":"2026-10-01T18:53:25Z"}}