2,010,313open jobs
119,258companies
250,322added this week
Browse all
Salary
≈ $18k – $44k per year (Estimated)
Location
In office (Muntinlupa)
Seniority
Staff · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Oct 27, 2026. Allegro MicroSystems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Allegro MicroSystems is a semiconductor company headquartered in Manchester, New Hampshire, that designs and manufactures magnetic sensor ICs, including Hall-effect and TMR sensors, and power management and motor driver ICs for automotive, industrial and clean energy systems. Operating under the Allegro name since 1990 and listed on Nasdaq, it runs a large test and assembly site in Manila, the Philippines, with design and sales centers in the US, Argentina, France, Italy, Czechia, India, China and Japan. It hires analog, digital verification, systems, layout and package engineers, failure analysis technicians, database administrators, internal controls staff and sales leaders.
Backed by Ventech

The Allegro team is united by a clear purpose-advancing technologies that make the world safer, more efficient, and more sustainable. With over 30 years of experience in semiconductor innovation, we bring that purpose to life across every part of the business-from breakthrough product development and customer success to how we show up for each other and the communities we serve.

The Opportunity

Designs, develops, and implements automated test solutions for specific devices from product definition through high-volume production release. Serves as a technical resource collaborating with Design, Product Validation, Systems Engineering, and Manufacturing teams to define test plans, develop ATE (Automated Test Equipment) programs, and design test hardware. Responsibilities focus on ensuring robust test coverage, optimizing test time, and supporting the seamless transition of products to global manufacturing sites

What You Will Do

  • ATE & Test Program Development: Independently develops, debugs, and documents ATE test programs (software) for wafer-level (Probe) and package-level (Final Test). Performs product setups on Teradyne/Eagle (ETS), SPATS platforms, and industry-standard device handlers.
  • Test Validation & Hardware Design: Design and verify test interface hardware (load boards, probe cards, socket assemblies) to ensure signal integrity. Owns the design and verification of multi-site test interface hardware (load boards, probe cards). Leads critical validation phases including:
    • Gage R&R (GR&R) and Stability Studies.
    • Spike Analysis (utilizing tools like RS-Vigilant) to identify transient voltage issues.
    • Loop Studies and Test Time Optimization.
    • Bench-to-ATE Correlation studies to ensure measurement accuracy.
  • Data Analytics & Statistical Review: Performs expert-level statistical analysis using JMP, Galaxy, or Python. Established robust test limits and yield targets by interpreting Histograms, Failure Mode Paretos, and Correlation Studies to ensure test stability before high-volume release.
  • Strategic Design for Test (DFT) Collaboration: Collaborates with IC Design during pre-silicon phases to define and implement Design for Test (DFT) features. Focuses on maximizing test coverage and multisite efficiency for next-generation products.
  • Product Test Capability (PTC) Management: Manages and delivers all Product Test Capability (PTC) requirements. Prepares technical validation summaries and defends findings to Core Team members and Business Unit (BU) management to secure production approval.
  • Production Support & Deployment: Coordinates the deployment of test solutions to AMPI. Serves as the primary technical lead for initial production ramps, providing expert support to ensure high first-pass yield and seamless site transfers.
  • Technical Documentation and Standards: Generates and maintains comprehensive TED packages. Contributes to the development of modular code libraries and hardware design standards to improve team-wide efficiency.
  • Core Team Technical Lead: Acts as a technical contributor for development projects, particularly those requiring the modification of existing test capabilities for new products.
    • Software Revision: Leads revisions of C/C++ or ETS code and ensures all releases follow formal version control and peer-review protocols.
    • Reliability Support: Defines the hardware strategy for reliability stress testing (HTOL, HAST, etc.) and ensures accurate data correlation post-stress.
    • Communication: Provides proactive leadership in Core Team meetings, managing action items and maintaining detailed electronic product notebooks.
  • Global Collaboration: Interfaces directly with U.S., European, and Asian counterparts to ensure project alignment with global test methodologies and technology roadmaps.
  • Continuous Improvement & Margin Impact: Directly drives the team’s Margin Improvement targets by executing data-driven TTR, throughput optimization and yield improvement projects, reducing manufacturing cycle time and product cost.

Who You Are

  • A Bachelor’s Degree or equivalent, coupled with 3-5 years of industry experience.
  • A minimum of 5 years of experience in the semiconductor industry.
  • Strong knowledge of Project Management, Planning, Test, Development, Probe Test, Final Test, and Qualification and Reliability processes

Why Allegro?

Join Allegro and become part of a team where your contributions truly matter.

We foster a culture of Real Innovation, empowering you to push boundaries, develop cutting-edge solutions, and drive continuous improvement.

Your work will create a Real Impact by solving complex real-world challenges that fuel our success and shape the future of technology.

You’ll experience Real Connection, collaborating with talented colleagues around the globe in an environment built on trust, respect, and a shared purpose.

Join us-and help build what’s next.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,010,313 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Muntinlupa
Supply Supervisor 1 hour ago
≈ $14k – $31k per year (Estimated) · In office · Secret · 6+ years exp · High School Diploma · Subic
Apply
≈ $62k – $106k per year (Estimated) · In office · 7+ years exp · Ottawa
Design
AutoCAD
Apply
≈ $43k – $79k per year (Estimated) · Equity · In office · Full-Time · 4+ years exp · Bachelor's Degree · Statesville
Apply
≈ $8k – $23k per year (Estimated) · In office · Full-Time · La Digue
Apply
Strategic Project Lead 2 months ago
≈ $119k – $241k per year (Estimated) · In office · Full-Time · New York
AI/ML
Post-training
DevOps
AWS
Management
Airtable
Apply
HSE Engineer III 2 days ago
≈ $11k – $21k per year (Estimated) · In office · 4+ years exp · Muntinlupa
Apply
≈ $18k – $40k per year (Estimated) · In office · 12+ years exp · Bachelor's Degree · Muntinlupa
Design
AutoCAD
Apply
≈ $11k – $26k per year (Estimated) · In office · 4+ years exp · Bachelor's Degree · Muntinlupa
Design
AutoCAD
Apply
≈ $11k – $21k per year (Estimated) · In office · 9+ years exp · Bachelor's Degree · Muntinlupa
Design
AutoCAD
Apply
≈ $11k – $26k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · Muntinlupa
Design
AutoCAD
Apply
See all jobs
This is one of many
2,010,313 more open roles from verified company boards, updated every day.