Technology Layout Engineer
Confirmed on the employer's own hiring board on Oct 1, 2026. First seen by Alion on Jun 23, 2026. Allegro MicroSystems scores B on the Alion truth index.
The Allegro team is united by a clear purpose-advancing technologies that make the world safer, more efficient, and more sustainable. With over 30 years of experience in semiconductor innovation, we bring that purpose to life across every part of the business-from breakthrough product development and customer success to how we show up for each other and the communities we serve.
About the Department
The Technology Development group is an integral organization of Allegro that includes Device Development, Foundry Operations, Modeling, ESD/EMC, and Design Enablement teams. The group facilitates all semiconductor devices and design automation research and development programs from concept through maturity. We ensure that the technology roadmap is aligned with the product roadmap and work across organizations. We manage partnerships with external foundries and suppliers to deliver cutting-edge semiconductor devices and design automation tools to support the product roadmap.
The Opportunity
The Device Layout and Mask Tooling Engineer will report to the Principal Design Enablement Engineer and will play a critical role in supporting the Design Enablement team. This role will perform semiconductor device layouts in EDA software environment for semiconductor technology development and device modeling. In addition, this role will support the release of Foundry mask manufacturing requirements for a global design community. Candidate is responsible for developing and supporting internal/external mask tape out systems, generating and verifying GDS mask data, and MPW/Shuttle releases. This work directly impacts the development of our BCD technology and the success of our global design community.
What You Will Do
Generate semiconductor component layouts in Cadence to support semiconductor technology development, process technology transfers, and device modeling.
Primary interface and support of product design MASK/GDS releases to Foundry.
Support Allegro product design Business Units with MASK tooling, Job deck review (JDV), and internal tape out system requirements.
Support Allegro product design Business Units with MASK manufacturing requirements within the Foundry standard systems.
Develop technology mask tape out workflow standards and documentation.
Generate technology mask GDS using PDK Booleans for design review and Foundry manufacturing.
What You Will Need
A qualified candidate requires a BSEE with a minimum of 1 year of experience in the industry.
Basic understanding of EDA design software.
Working understanding of PDK components to include design rules, mask-gen, models, process parameters, test-chips, and design integration.
Familiarity with web-based design management tools, documentation, and bug tracking systems.
Ability to perform in an aggressive learning and problem-solving team environment.
Proficiency in English is required
Preferred Qualifications
EDA software physical verification tools.
Knowledge of BCD/BI-CMOS fabrication methods.
Fundamental understanding of device physics at the transistor design level (cross section, STI, DTI, field plating)
Please submit resumes in English for our team to review.
Why Allegro?
Join Allegro and become part of a team where your contributions truly matter.
We foster a culture of Real Innovation, empowering you to push boundaries, develop cutting-edge solutions, and drive continuous improvement.
Your work will create a Real Impact by solving complex real-world challenges that fuel our success and shape the future of technology.
You’ll experience Real Connection, collaborating with talented colleagues around the globe in an environment built on trust, respect, and a shared purpose.
Join us-and help build what’s next.