707,525open jobs
41,962companies
101,146added this week
Browse all
Salary
$46k – $92k per year (Estimated)
Location
In office (Shanghai, Beijing)
Seniority
Staff · 10+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.

Job Details:

Job Description:

As a Senior/MTS Applications Engineer, you serve as a trusted technical advisor to customers, field teams, distribution partners, and internal engineering organizations, driving successful adoption of Altera FPGA solutions from evaluation through production deployment. The role focuses on enabling customer success, accelerating design wins, and providing strategic technical guidance on FPGA system design, and implementation methodologies while fostering strong relationships across both customer and cross-functional teams.

Responsibilities include:

  • Leading the resolution of complex technical challenges, optimizing design performance and resource utilization, supporting high-speed interfaces and advanced FPGA capabilities, and driving timing closure for demanding applications.
  • Acts as a critical escalation point for challenging design and tool issues, working closely with silicon, software, IP, and product engineering teams to deliver robust, high-performance solutions.

Qualifications:

The successful candidate's minimum qualifications will include the following:

  • Bachelor or master degree in Electronics and Electrical Engineering, or equivalent, with a minimum of 10 years of relevant experience in FPGA design, ASIC design, applications engineering, or a related field.
  • Hands-on experience developing high-density FPGA designs or ASIC designs.
  • Strong proficiency in Verilog and/or VHDL and practical experience with FPGA design tools and methodologies.
  • Demonstrated experience with FPGA/ASIC implementation, timing analysis, timing constraints, and timing closure.
  • Demonstrated experience with simulation, synthesis, place-and-route, static timing analysis, and hardware debug tools.
  • Experience with high-speed video and system interfaces, including DisplayPort, HDMI and MIPI
  • Protocol knowledge with at least one high-speed interface or protocol, such as PCI Express, Ethernet, JESD204, or high-speed serial transceivers.
  • Strong communication, organization, problem-solving, and issue-ownership skills.
  • Ability to work effectively with customers, sales teams, distribution partners, and cross-functional engineering organizations.
  • Excellent verbal and written communication skills in English.

Success in This Role

Success in this position means enabling customers to achieve first-pass FPGA functionality, reliable timing closure, and successful system integration; reducing time to resolution for complex technical issues; supporting design wins; and building trusted technical relationships with customers, field teams, and distribution partners.

Job Type:

Regular

Shift:

Shift 1 (China)

Primary Location:

Shanghai, China

Additional Locations:

Beijing, China (Remote)

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
707,525 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Shanghai
In office • 10+ years exp • Bachelor's Degree
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
RTOS
CI/CD
HPC
Linux
Chips/EDA
UVM
Apply
$21k – $52k per year (Estimated) • In office • Moscow
Python
Verilog
C
C++
VHDL
C
U-Boot
C++
CMake
AI/ML
Machine Learning
DevOps
RTOS
GitHub
Linux
Wi-Fi
Chips/EDA
Altium Designer
KiCad
EasyEDA
Design
SolidWorks
Fusion 360
IoT
FreeRTOS
Apply
$17k per year • In office • Veliky Novgorod
Verilog
C++
SystemVerilog
VHDL
Chips/EDA
Altium Designer
Apply
$153k – $229k per year • In office • Secret • Full-Time • 12+ years exp • Bachelor's Degree • Chandler
Python
VHDL
MATLAB
DevOps
Git
Chips/EDA
LTspice
Cadence Allegro
HyperLynx
CAM350
Management
Jira
Agile
Apply
$57k – $146k per year (Estimated) • In office • Full-Time • Växjö
VHDL
Apply
Data Scientist 5 hours ago
$100k – $138k per year • In office • Full-Time • 1+ year exp • Bachelor's Degree • San Jose
Python
SQL
Databases
Databricks
Delta Lake
AI/ML
Scikit-learn
TensorFlow
PyTorch
RAG
Hallucination
Machine Learning
DevOps
Git
Analytics
Power BI
Apply
$119k – $172k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • San Jose
Python
TypeScript
AI/ML
Fine-tuning
Embeddings
Prompt Engineering
AI Agents
LLM
RAG
Semantic Search
OpenAI
Semantic Search
Knowledge Graph
Recommender Systems
Machine Learning
DevOps
Rest API
GCP
Azure
AWS
Docker
Kubernetes
Analytics
A/B Testing
Apply
$39k – $85k per year (Estimated) • In office • Full-Time • 9+ years exp • Bachelor's Degree • India
Python
Verilog
SystemVerilog
VHDL
Perl
Chips/EDA
UVM
Formal Verification
Apply
$39k – $84k per year (Estimated) • In office • Full-Time • 7+ years exp • India
Python
Verilog
SystemVerilog
VHDL
Perl
Apply
$149k – $216k per year • In office • Full-Time • 6+ years exp • Bachelor's Degree • San Jose
Python
DevOps
Linux
Chips/EDA
Cadence Voltus
Ansys RedHawk
Ansys Totem
Apply
SAP FI Consultant 2 hours ago
In office • Full-Time • Shanghai • Guangzhou • Shenzhen • Dalian • Chengdu
Apply
In office • Full-Time • Guangzhou • Shenzhen • Shanghai • Dalian • Chengdu
Apply
SAP FICO Consultant 6 hours ago
$22k – $60k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Shanghai • Guangzhou • Shenzhen • Dalian
Apply
$15k – $41k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Shanghai
Marketing
Salesforce
Apply
In office • Full-Time • 2+ years exp • Bachelor's Degree • Shanghai
Marketing
LinkedIn
Apply
See all jobs
This is one of many
707,525 more open roles from verified company boards, updated every day.