{"id":367343,"url":"https://alion.io/job/altera-ddr-memory-interface-system-validation-lead-engineer","title":"DDR Memory Interface System Validation Lead Engineer","company":{"id":5328,"name":"Altera","domain":"altera.com","url":"https://alion.io/company/altera","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"A","score":91,"open_postings":15,"ghost_share":0,"stale_share":0.333,"repost_share":0.067,"time_to_fill_p50_days":57,"computed_at":"2026-10-12T06:55:09Z"}},"role":"Industrial Engineering","role_family":"Industrial Engineering","seniority":"lead","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":null,"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[],"status":"live","first_seen_at":"2026-07-28T00:00:00Z","employer_posted_date":"2026-07-28","last_verified_at":"2026-10-12T19:26:22Z","board_verified":true,"closed_at":null,"days_open":77,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":77},"description":"Job Details:\nJob Description:\nAt Altera™, our independence as the world’s largest pure-play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry-leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely-empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.\nAbout the Role\nWe are seeking a highly motivated and experienced DDR5 / LPDDR5 Memory Validation Engineer to join our Silicon and Platform Validation organization. In this role, you will drive validation, characterization, and debug activities for advanced DDR5 and LPDDR5 memory interfaces on next-generation FPGA devices.\nYou will work closely with architecture, silicon design, board design, firmware, signal integrity, and software teams to ensure industry-leading quality, reliability, performance, and interoperability across memory subsystems and high-speed I/O platforms.\nThis position offers the opportunity to work hands-on with cutting-edge memory technologies, advanced PHY architectures, and high-speed validation infrastructure while influencing future FPGA platform capabilities and validation methodologies.\nKey Responsibilities\nOwn DDR5 and LPDDR5 memory subsystem validation, including defining and executing validation strategies across multiple FPGA programs.\n\nCreate, define, and develop comprehensive system-level validation environments and test suites for advanced memory interface validation.\n\nPerform pre-silicon and post-silicon functional and electrical validation of DDR5 and LPDDR5 controllers, PHYs, and associated high-speed interfaces.\n\nDevelop and execute validation plans covering:\nMemory initialization and training\n\nRead/write functional validation\n\nSystem margining and stress testing\n\nFrequency scaling\n\nMemory controller features validation\n\nStability and reliability validation\n\nError injection and recovery testing\n\nPerform timing characterization, compliance checks, interoperability testing, and performance validation according to JEDEC specifications.\n\nAnalyze signal integrity and timing behavior for high-speed memory interfaces, including eye diagrams, jitter, and timing margins.\n\nDebug complex silicon, firmware, board-level, and system-level issues involving memory subsystems and PHY behavior.\n\nCollaborate with hardware board design teams on high-speed memory channel implementation, including:\nStack-up reviews\n\nRouting strategies\n\nSI/PI considerations\n\nMemory topology optimization\n\nTermination and power delivery schemes\n\nReview schematics, layouts, and board design guidelines for DDR5 and LPDDR5 implementations.\n\nUtilize industry-standard protocol analyzers, oscilloscopes, logic analyzers, and traffic generators for debug and characterization.\n\nDevelop, standardize, and maintain validation methodologies, automation frameworks, and measurement flows to improve validation scalability and efficiency.\n\nPartner with silicon design, package, board, firmware, and software teams to drive root-cause analysis and issue resolution.\n\nCollaborate with pre-silicon validation teams to improve post-silicon coverage and future debug capabilities.\n\nDrive innovation in validation infrastructure, automation, and platform enablement to improve throughput and test coverage.\n\nQualifications:\nBachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Electronics Engineering, or related field.\n\nMinimum of 8+ years of industry experience in memory subsystem validation, silicon validation, or high-speed interface validation.\n\nJob Type:\nRegularShift:\nShift 1 (India)Primary Location:\nBengaluru, Karnataka, IndiaAdditional Locations:\nPosting Statement:\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.","description_format":"text","description_chars":4373,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips"],"lifecycle":[{"event":"open","at":"2026-09-05T20:13:17Z"}],"visa":[],"liveness":{"score":30,"band":"fade","label":"Fading","p_open":1,"p_active":0.693,"p_room":0.44,"age_days":76,"expected_fill_days":57,"reasons":["conf:0","velocity","win:tail","crowd:brand"],"computed_at":"2026-10-12T06:55:09Z"},"pay":null,"html_url":"https://alion.io/job/altera-ddr-memory-interface-system-validation-lead-engineer","json_url":"https://alion.io/job/altera-ddr-memory-interface-system-validation-lead-engineer.json","meta":{"generated_at":"2026-10-13T01:36:39Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":2272,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-14T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":5328},"rest":"https://alion.io/mcp/rest/get_company?id=5328"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Faltera-ddr-memory-interface-system-validation-lead-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Faltera-ddr-memory-interface-system-validation-lead-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Faltera-ddr-memory-interface-system-validation-lead-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/altera-ddr-memory-interface-system-validation-lead-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Faltera-ddr-memory-interface-system-validation-lead-engineer"}]}