{"id":131172,"url":"https://alion.io/job/altera-fpga-design-verification-engineer","title":"FPGA Design Verification Engineer","company":{"id":5328,"name":"Altera","domain":"altera.com","url":"https://alion.io/company/altera","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"A","score":86,"open_postings":12,"ghost_share":0,"stale_share":0.5,"repost_share":0.083,"time_to_fill_p50_days":56,"computed_at":"2026-10-29T05:49:05Z"}},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hyderabad, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false},{"name":"VHDL","optional":false},{"name":"Xilinx Vivado","optional":false}],"status":"live","first_seen_at":"2026-08-27T00:00:00Z","employer_posted_date":"2026-08-27","last_verified_at":"2026-10-29T15:16:20Z","board_verified":true,"closed_at":null,"days_open":63,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":63},"description":"Job Details:\nJob Description:\nAltera, provides industry-leading programmable solutions that are easy to use and deploy-from cloud applications to edge devices-enabling limitless AI possibilities. Our extensive product portfolio includes FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs, and IPUs, offering the flexibility necessary to accelerate innovation. We are part of the Digital IP group, dedicated to delivering next-generation IPs/ products to the market on time and with exceptional quality.\nAbout the Role:\nWe are seeking a highly motivated intern currently holding a Master's degree in Electronics or Computer Engineering with a specialization in VLSI. The ideal candidate will possess foundational knowledge of VLSI design and verification, with additional experience in high-speed design challenges seen as advantageous. This ACE program provides an exciting opportunity to engage directly with verification activities for next-generation Altera FPGA products, specifically focusing on high-speed transceiver/ ethernet protocols.\nKey Responsibilities:\nSupport the FPGA verification team in ongoing and upcoming projects or new methodology initiatives.\nAssist in the development and implementation of innovative verification and debugging solutions.\nDocument technical specifications clearly and maintain organized records of project progress.\nCollaborate closely with verification team members to understand and improve workflows and methodologies.\nPrepare and present updates and findings to stakeholders as required.\nQualifications:\nSkills and Qualifications:\nFamiliarity with HDL languages (VHDL, Verilog, SystemVerilog).\nExperience or knowledge in scripting languages such as Tcl, Perl, or Python.\nPrior experience or exposure to FPGA tools (Quartus or Vivado) would be advantageous.\nStrong willingness to learn new skills and technologies.\nAbility to work collaboratively within a team environment.\nGood communication skills and ability to clearly present project details and outcomes.\nJob Type:\nRegularShift:\nShift 1 (India)Primary Location:\nRegus, MadhapurAdditional Locations:\nPosting Statement:\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.","description_format":"text","description_chars":2583,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Artificial Intelligence","Cybersecurity","Hardware","Processors, MCUs & AI Chips"],"lifecycle":[{"event":"open","at":"2026-08-27T00:00:00Z"}],"visa":[],"liveness":{"score":26,"band":"fade","label":"Fading","p_open":1,"p_active":0.468,"p_room":0.55,"age_days":63,"expected_fill_days":56,"reasons":["conf:5","stale_co","velocity","win:tail","comp:brand"],"computed_at":"2026-10-29T05:49:05Z"},"pay":null,"html_url":"https://alion.io/job/altera-fpga-design-verification-engineer","json_url":"https://alion.io/job/altera-fpga-design-verification-engineer.json","meta":{"generated_at":"2026-10-29T16:00:37Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":23909,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-30T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":5328},"rest":"https://alion.io/mcp/rest/get_company?id=5328"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Faltera-fpga-design-verification-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Faltera-fpga-design-verification-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Faltera-fpga-design-verification-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/altera-fpga-design-verification-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Faltera-fpga-design-verification-engineer"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":131172}},{"tool":"search_jobs","arguments":{"company":"altera.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":131172},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}