{"id":56026,"url":"https://alion.io/job/altera-fpga-system-design-engineer","title":"FPGA System Design Engineer","company":{"id":5328,"name":"Altera","domain":"altera.com","url":"https://alion.io/company/altera","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"A","score":91,"open_postings":16,"ghost_share":0,"stale_share":0.313,"repost_share":0.063,"time_to_fill_p50_days":57,"computed_at":"2026-10-17T05:46:00Z"}},"role":"DevOps","role_family":"DevOps","seniority":"middle","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["San Jose, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":118900,"max":172200,"currency":"USD","period":"year","gross":null,"usd_annual":172200},"salary_estimate":null,"experience_years_min":3,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"Verilog","optional":false},{"name":"VHDL","optional":false},{"name":"CUDA","optional":true},{"name":"CUDA Toolkit","optional":true},{"name":"MATLAB","optional":true},{"name":"RTOS","optional":true},{"name":"Siemens ModelSim","optional":true},{"name":"Simulink","optional":true}],"status":"live","first_seen_at":"2026-08-13T00:00:00Z","employer_posted_date":"2026-08-13","last_verified_at":"2026-10-16T17:09:23Z","board_verified":true,"closed_at":null,"days_open":65,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":65},"description":"Job Details:\nJob Description:\nAltera is seeking a highly motivated FPGA System Design Engineer to join our Aerospace, Defense, and Government (ADG) solutions team. In this role, you will work directly with strategic customers to architect, implement, optimize, and benchmark advanced signal processing and embedded computing solutions on Altera FPGA platforms.\nYou will collaborate with industry experts, customer engineering teams, and internal FPGA tool development organizations to accelerate customer success, demonstrate the value of Altera technology, and influence future product and software capabilities. This position provides an exciting opportunity to work on cutting-edge technologies including FPGA-based DSP, embedded systems, AI inference, high-speed data converters, and advanced RF signal processing applications.\nKey Responsibilities\nDesign, develop, and implement FPGA-based solutions using RTL, DSP Builder, and embedded processor technologies for defense and aerospace applications.\n\nPartner directly with strategic customers to deploy and optimize DSP, communications, AI, and signal processing algorithms on Altera FPGA devices.\n\nDevelop benchmarks, proof-of-concept demonstrations, reference designs, and complete system solutions that showcase FPGA performance and value.\n\nCollaborate closely with FPGA software and tools teams to identify customer needs, drive tool enhancements, and influence future product features.\n\nAnalyze system-level performance and optimize FPGA implementations for throughput, latency, power, and resource utilization.\n\nSupport customer design activities including architecture reviews, debugging, performance tuning, and technical enablement.\n\nContribute technical collateral including design documentation, application notes, training materials, and best-practice guides.\n\nThe pay range below is for Bay Area California only. Actual salary may vary based on a number offactors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.\n$118.9K- $172.2KUSD\nWe use artificial intelligence to screen, assess, or select applicants for the position.Applicants must be eligible for any required U.S. export authorizations.\nQualifications:\nRequired Qualifications\nBachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.\n\n3+ years of experience in FPGA design and algorithm implementation.\n\n2+ years of software development experience using C/C++.\n\n1+ year of FPGA development experience using Verilog or VHDL.\n\nStrong understanding of digital logic design and FPGA development methodologies.\n\nExperience debugging and validating complex hardware/software systems.\n\nExcellent analytical, communication, and problem-solving skills.\n\nSecurity Clearance Requirement\nThis position may involve work on U.S. Government contracts that require access to controlled or classified information. Accordingly, all applicants must be eligible to obtain and maintain a U.S. Government security clearance as a condition of employment. Failure to obtain or maintain the required security clearance may result in the withdrawal of an employment offer or termination of employment, consistent with applicable law.\nPreferred Qualifications\nMaster's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.\n\nHands-on experience with:\nMATLAB and Simulink\n\nC/C++ and CUDA\n\nVerilog and/or VHDL FPGA design\n\nQuartus® Prime and ModelSim™/Questa™ simulation tools\n\nReal-Time Operating Systems (RTOS)\n\nBackground in one or more of the following:\nDigital Signal Processing (DSP)\n\nSignal and Image Processing\n\nWireless and Communication Systems\n\nArtificial Intelligence and Deep Learning\n\nHigh-speed ADC/DAC architectures\n\nRF and Software Defined Radio (SDR) systems\n\nExperience with FPGA SoCs, embedded processors, and heterogeneous computing architectures.\n\nDemonstrated ability to learn new technologies quickly and work independently in a fast-paced environment.\n\nStrong collaboration, presentation, and customer-facing communication skills.\n\nJob Type:\nRegularShift:\nShift 1 (United States of America)Primary Location:\nSan Jose, California, United StatesAdditional Locations:\nPosting Statement:\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.","description_format":"text","description_chars":4775,"description_truncated":false,"requirements":{"experience_years_min":3,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":true},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips"],"lifecycle":[{"event":"open","at":"2026-08-13T00:00:00Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 71","filings_12m":71,"filings_prev_12m":39,"green_card_filings_12m":0,"median_offered_wage_usd":157500,"route":null,"cap_exempt":false,"checked_at":"2026-10-15T11:24:14+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)"],"filings_for_role_12m":10}],"liveness":{"score":31,"band":"fade","label":"Fading","p_open":1,"p_active":0.707,"p_room":0.44,"age_days":65,"expected_fill_days":57,"reasons":["conf:12","velocity","win:tail","crowd:brand"],"computed_at":"2026-10-17T05:46:00Z"},"pay":{"stated_usd_annual":172200,"is_top_pay":true},"html_url":"https://alion.io/job/altera-fpga-system-design-engineer","json_url":"https://alion.io/job/altera-fpga-system-design-engineer.json","meta":{"generated_at":"2026-10-17T17:46:33Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":260,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-18T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":5328},"rest":"https://alion.io/mcp/rest/get_company?id=5328"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Faltera-fpga-system-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Faltera-fpga-system-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Faltera-fpga-system-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/altera-fpga-system-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Faltera-fpga-system-design-engineer"}]}