2,015,376open jobs
119,324companies
247,381added this week
Browse all
Salary
≈ $30k – $67k per year (Estimated)
Location
In office (George Town)
Seniority
Staff · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Oct 27, 2026. Altera scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.

Job Details:

Job Description:

  • Performs functional logic verification of an FPGA to ensure design will meet specification requirements.

  • Develops FPGA verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications.

  • Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs.

  • Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests.

  • Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features.

  • May also collaborate with systems and software engineers to support integration testing of the FPGA.

  • Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.

  • Maintains and improves existing functional verification infrastructure and methodology.

  • Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications.

Qualifications:

Minimal Qualification:

  • Candidate should have a BS, MS or PhD in Electrical or Computer Science Engineering or related field with 10+ years of technical experience.
  • Related technical experience should be in/with: Pre Silicon Validation/Verification.
  • OVM/UVM, System Verilog, constrained random verification methodologies.

Preferred Qualification:

  • Design Verification with developing, maintaining, and executing complex IPs and/or SOCs.
  • The complete verification life cycle (verification architecture, test plan, execution, debug, coverage closure).
  • Developing validation test suites and driving continuous improvement into existing validation test suites and methodologies.
  • Experience in PCIe or UCIe PHY Verification.

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,015,376 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
≈ $28k – $63k per year (Estimated) · In office · Full-Time · 9+ years exp · Bachelor's Degree · George Town
Chips/EDA
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Ansys SIwave
Apply
≈ $22k – $49k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · George Town
Python
C++
Perl
DevOps
CI/CD
Jenkins
Git
Management
Jira
Apply
In office · Internship · George Town
Apply
In office · Internship · Bachelor's Degree · George Town
Verilog
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
Apply
≈ $23k – $52k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · George Town
Python
Verilog
C++
SystemVerilog
Chips/EDA
UVM
MedTech
Verification & Validation
Apply
≈ $22k – $49k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · George Town
Python
C++
Perl
DevOps
CI/CD
Jenkins
Git
Management
Jira
Apply
In office · Internship · George Town
Apply
≈ $28k – $63k per year (Estimated) · In office · Full-Time · 9+ years exp · Bachelor's Degree · George Town
Chips/EDA
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Ansys SIwave
Apply
≈ $13k – $25k per year (Estimated) · In office · 1+ year exp · Bachelor's Degree · George Town
SpaceTech
ANSYS
Apply
Deal Desk Analyst 9 hours ago
≈ $6.5k – $13k per year (Estimated) · Hybrid · Full-Time · 1+ year exp · Bachelor's Degree · George Town
Apply
See all jobs
This is one of many
2,015,376 more open roles from verified company boards, updated every day.