{"id":2911268,"url":"https://alion.io/job/amd-cpu-rtl-power-clocking-reset-design-engineer","title":"CPU RTL Power, Clocking, Reset Design Engineer","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Fort Collins, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":106000,"max_usd":240000,"period":"year","method":"role_country_seniority_unknown","sample_n":2844},"experience_years_min":null,"visa_sponsorship":true,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Verilog","optional":true}],"status":"live","first_seen_at":"2026-09-15T15:24:00Z","employer_posted_date":"2026-10-20","last_verified_at":"2026-10-21T21:15:51Z","board_verified":true,"closed_at":null,"days_open":36,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":36},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.\nWhether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.\nThe Role\nAMD's Core Complex Cache Hierarchy team builds the complexes that connect our compute (execution) cores - each complex combining multiple cores and their L2 caches together with a coherency fabric, optimized for the highest performance and power efficiency in the industry. Within this team, we're looking for an experienced RTL design engineer to serve as our Chip Pervasive Logic expert - owning the power management, clocking, and reset microarchitecture and RTL for these Core Complex designs. The candidate will be a key contributor to AMD's next-generation cores and Core Complexes.\nThe Person\nThe candidate has successful experience delivering aggressive goals on aggressive schedules. As a clocking and system management microarchitecture and RTL expert, it is important for the candidate to enjoy engaging with many different teams covering a breadth of technical areas. We are pushing the envelope on chip performance, power, and area, so the status quo must be challenged on every program. This environment requires creativity, innovation, and excellent verbal and written communication skills. The candidate has strong analytical thinking and problem-solving skills and enjoys using those skills to accomplish goals that many might not think possible. Our team delivers critical designs for multiple AMD products and is growing in both capability and size, so the candidate must have the ability and desire to guide and develop people.\nKey Responsibilities:\nCollaborate with Architecture, Physical Design, Verification, and Design-for-Test teams to design, document, implement, verify, and deliver high-performance Power, Clocking, Reset, and Control Fabric RTL optimized for timing, testability, manufacturability, and physical implementation.\nWork across global IP and SoC teams to solve complex architectural interactions and drive successful product execution.\nImprove CPU design quality, performance, power, and area through innovation, simplification of design complexity, and enhanced cross-functional technical collaboration.\nSolve complex design and tool challenges using innovative approaches and communicate solutions through technical presentations to peers and management.\nGuide, mentor, and develop engineers across the organization.\nPreferred Experience:\nSuccessful track record delivering high-performance CPU product architecture and implementation, including clocks, power management, reset, clock-domain crossing, and voltage-domain management.\nExperience with system management, voltage management and distribution, and clock control architecture, implementation, and tapeout closure.\nExperience with SoC development, either directly or through IP delivery, and collaboration across multidisciplinary engineering teams.\nStrong background in Digital RTL Design, Verilog HDL, and scripting.\nAcademic Credentials:\nBachelor's or Master's degree in Computer Engineering, Electrical Engineering, or Computer Science, plus experience in RTL design and microarchitecture development for processors or complex IPs.\nLocation: Ft. Collins, CO\nThis role is not eligible for visa sponsorship.\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nThe Role\nAMD's Core Complex Cache Hierarchy team builds the complexes that connect our compute (execution) cores - each complex combining multiple cores and their L2 caches together with a coherency fabric, optimized for the highest performance and power efficiency in the industry. Within this team, we're looking for an experienced RTL design engineer to serve as our Chip Pervasive Logic expert - owning the power management, clocking, and reset microarchitecture and RTL for these Core Complex designs. The candidate will be a key contributor to AMD's next-generation cores and Core Complexes.\nThe Person\nThe candidate has successful experience delivering aggressive goals on aggressive schedules. As a clocking and system management microarchitecture and RTL expert, it is important for the candidate to enjoy engaging with many different teams covering a breadth of technical areas. We are pushing the envelope on chip performance, power, and area, so the status quo must be challenged on every program. This environment requires creativity, innovation, and excellent verbal and written communication skills. The candidate has strong analytical thinking and problem-solving skills and enjoys using those skills to accomplish goals that many might not think possible. Our team delivers critical designs for multiple AMD products and is growing in both capability and size, so the candidate must have the ability and desire to guide and develop people.\nKey Responsibilities:\nCollaborate with Architecture, Physical Design, Verification, and Design-for-Test teams to design, document, implement, verify, and deliver high-performance Power, Clocking, Reset, and Control Fabric RTL optimized for timing, testability, manufacturability, and physical implementation.\nWork across global IP and SoC teams to solve complex architectural interactions and drive successful product execution.\nImprove CPU design quality, performance, power, and area through innovation, simplification of design complexity, and enhanced cross-functional technical collaboration.\nSolve complex design and tool challenges using innovative approaches and communicate solutions through technical presentations to peers and management.\nGuide, mentor, and develop engineers across the organization.\nPreferred Experience:\nSuccessful track record delivering high-performance CPU product architecture and implementation, including clocks, power management, reset, clock-domain crossing, and voltage-domain management.\nExperience with system management, voltage management and distribution, and clock control architecture, implementation, and tapeout closure.\nExperience with SoC development, either directly or through IP delivery, and collaboration across multidisciplinary engineering teams.\nStrong background in Digital RTL Design, Verilog HDL, and scripting.\nAcademic Credentials:\nBachelor's or Master's degree in Computer Engineering, Electrical Engineering, or Computer Science, plus experience in RTL design and microarchitecture development for processors or complex IPs.\nLocation: Ft. Collins, CO\nThis role is not eligible for visa sponsorship.\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":8702,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-20T09:36:36Z"}],"visa":[],"liveness":{"score":10,"band":"cold","label":"Long shot","p_open":1,"p_active":0.294,"p_room":0.35,"age_days":35,"expected_fill_days":15,"reasons":["conf:3","velocity","win:tail","comp:brand"],"computed_at":"2026-10-21T05:46:15Z"},"pay":null,"html_url":"https://alion.io/job/amd-cpu-rtl-power-clocking-reset-design-engineer","json_url":"https://alion.io/job/amd-cpu-rtl-power-clocking-reset-design-engineer.json","meta":{"generated_at":"2026-10-21T22:46:51Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":32467,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-22T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-cpu-rtl-power-clocking-reset-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-cpu-rtl-power-clocking-reset-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-cpu-rtl-power-clocking-reset-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-cpu-rtl-power-clocking-reset-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-cpu-rtl-power-clocking-reset-design-engineer"}]}