{"id":3141092,"url":"https://alion.io/job/amd-cpu-verification-engineer-core-enablement-2","title":"CPU Verification Engineer - Core Enablement","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"B","score":75,"open_postings":163,"ghost_share":0,"stale_share":0.994,"repost_share":0,"time_to_fill_p50_days":28,"computed_at":"2026-10-24T06:02:35Z"}},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":true},{"name":"Perl","optional":true},{"name":"Ruby","optional":true},{"name":"SystemVerilog","optional":true},{"name":"UVM","optional":true},{"name":"Verilog","optional":true},{"name":"Windows","optional":true}],"status":"live","first_seen_at":"2026-10-23T04:08:00Z","employer_posted_date":"2026-10-23","last_verified_at":"2026-10-24T15:03:24Z","board_verified":true,"closed_at":null,"days_open":1,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":1},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.\nWhether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.\nMTS SILICON DESIGN ENGINEER\nTHE ROLE:\nThe focus of this role is to plan, build, and execute the verification of new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design.\nTHE PERSON:\nYou have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.\nKEY RESPONSIBILITIES:\nCollaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified\nBuild test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases\nEstimate the time required to write the new feature tests and any required changes to the test environment\nBuild the directed and random verification tests\nDebug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues\nReview functional and code coverage metrics - modify or add tests or constrain random tests to meet the coverage requirements\nPREFERRED EXPERIENCE:\nProficient in IP level ASIC verification\nProficient in debugging firmware and RTL code using simulation tools\nProficient in using UVM testbenches and working in Linux and Windows environments\nExperienced with Verilog, System Verilog, C, and C++ \nGraphics pipeline knowledge\nDeveloping UVM based verification frameworks and testbenches, processes and flows\nAutomating workflows in a distributed computeenvironment.\nExposure to simulation profile, efficiency improvement, acceleration, HLS tools/process\nStrong background in the C++ language, preferably on Linux with exposure to Windows platform\nGood understanding and hands-on experience in the UVM concepts and SystemVeriloglanguage\nGood working knowledge of SystemCand TLM with some related experience.\nScripting language experience: Perl, Ruby, Makefile, shell preferred. \nExposure to leadership or mentorship is an asset\nDesirable assetswith prior exposure to video codec system or other multimedia solutions.\nACADEMIC CREDENTIALS:\nBachelors or Mastersdegree in computer engineering/Electrical Engineering\n#LI-BM2 \nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nMTS SILICON DESIGN ENGINEER\nTHE ROLE:\nThe focus of this role is to plan, build, and execute the verification of new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design.\nTHE PERSON:\nYou have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.\nKEY RESPONSIBILITIES:\nCollaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified\nBuild test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases\nEstimate the time required to write the new feature tests and any required changes to the test environment\nBuild the directed and random verification tests\nDebug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues\nReview functional and code coverage metrics - modify or add tests or constrain random tests to meet the coverage requirements\nPREFERRED EXPERIENCE:\nProficient in IP level ASIC verification\nProficient in debugging firmware and RTL code using simulation tools\nProficient in using UVM testbenches and working in Linux and Windows environments\nExperienced with Verilog, System Verilog, C, and C++ \nGraphics pipeline knowledge\nDeveloping UVM based verification frameworks and testbenches, processes and flows\nAutomating workflows in a distributed computeenvironment.\nExposure to simulation profile, efficiency improvement, acceleration, HLS tools/process\nStrong background in the C++ language, preferably on Linux with exposure to Windows platform\nGood understanding and hands-on experience in the UVM concepts and SystemVeriloglanguage\nGood working knowledge of SystemCand TLM with some related experience.\nScripting language experience: Perl, Ruby, Makefile, shell preferred. \nExposure to leadership or mentorship is an asset\nDesirable assetswith prior exposure to video codec system or other multimedia solutions.\nACADEMIC CREDENTIALS:\nBachelors or Mastersdegree in computer engineering/Electrical Engineering\n#LI-BM2 \nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":7234,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-23T08:30:41Z"}],"visa":[],"liveness":{"score":63,"band":"ok","label":"Likely open","p_open":1,"p_active":0.632,"p_room":1,"age_days":1,"expected_fill_days":28,"reasons":["conf:3","stale_co","velocity","win:early","comp:brand"],"computed_at":"2026-10-24T06:02:35Z"},"pay":null,"html_url":"https://alion.io/job/amd-cpu-verification-engineer-core-enablement-2","json_url":"https://alion.io/job/amd-cpu-verification-engineer-core-enablement-2.json","meta":{"generated_at":"2026-10-24T17:57:11Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":26180,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-25T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-cpu-verification-engineer-core-enablement-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-cpu-verification-engineer-core-enablement-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-cpu-verification-engineer-core-enablement-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-cpu-verification-engineer-core-enablement-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-cpu-verification-engineer-core-enablement-2"}]}