DFT Engineer
Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Sep 24, 2026.
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.
Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.
THE ROLE:
The CGS3 DFT team fully own AMD S3BU (Strategic Silicon Solution Business Unit) SOC DFT definition, Implementation, verification till final silicon bring up. You will directly work on cutting edge DFT technology and address the challenge of AMD leading SOC suffering. Also, you will participants all the development, discussion around world, including NA, India, and China.
THE PERSON:
- Hands on working experience on ASIC DFT design and verification
- Familiar with entire ASIC design flow
- Experience with microprocessor design a big plus
- Should have strong problem-solving skills
KEY RESPONSIBILITIES:
- Qualified candidate will perform some or all functions below:
- Participate in SOC full Chip DFT feature and architecture definition
- Responsible for DFT specification generation and review
- Implement SOC DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic.
- Perform verification on all DFT structures
- Generate DFT related timing constraints and work with PD team for timing closure
- Generate and verify DFT structural patterns and functional patterns
- Participate in ATE bring-up and debug the DFT patterns on ATE
- Design and implement other DFX (debug, characterization, yield etc) logics
PREFERRED EXPERIENCE:
- Good English hearing, speaking, reading, and writing capabilities
- Good communication skills
ACADEMIC CREDENTIALS:
- BS in EE & CS. MS preferred, with 8+ years’ experience
LOCATION:
Shanghai, Beijing
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
THE ROLE:
The CGS3 DFT team fully own AMD S3BU (Strategic Silicon Solution Business Unit) SOC DFT definition, Implementation, verification till final silicon bring up. You will directly work on cutting edge DFT technology and address the challenge of AMD leading SOC suffering. Also, you will participants all the development, discussion around world, including NA, India, and China.
THE PERSON:
- Hands on working experience on ASIC DFT design and verification
- Familiar with entire ASIC design flow
- Experience with microprocessor design a big plus
- Should have strong problem-solving skills
KEY RESPONSIBILITIES:
- Qualified candidate will perform some or all functions below:
- Participate in SOC full Chip DFT feature and architecture definition
- Responsible for DFT specification generation and review
- Implement SOC DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic.
- Perform verification on all DFT structures
- Generate DFT related timing constraints and work with PD team for timing closure
- Generate and verify DFT structural patterns and functional patterns
- Participate in ATE bring-up and debug the DFT patterns on ATE
- Design and implement other DFX (debug, characterization, yield etc) logics
PREFERRED EXPERIENCE:
- Good English hearing, speaking, reading, and writing capabilities
- Good communication skills
ACADEMIC CREDENTIALS:
- BS in EE & CS. MS preferred, with 8+ years’ experience
LOCATION:
Shanghai, Beijing
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.