{"id":3449221,"url":"https://alion.io/job/amd-dft-soc-lead","title":"DFT - SOC Lead","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"B","score":77,"open_postings":170,"ghost_share":0,"stale_share":0.906,"repost_share":0,"time_to_fill_p50_days":32,"computed_at":"2026-10-29T05:49:05Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":28000,"max_usd":64000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":796},"experience_years_min":15,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Tessent","optional":true},{"name":"Verilog","optional":true}],"status":"live","first_seen_at":"2026-10-29T09:03:00Z","employer_posted_date":"2026-10-29","last_verified_at":"2026-10-29T19:34:11Z","board_verified":true,"closed_at":null,"days_open":0,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":0},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.\nWhether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.\nDFT - SOC Lead\nTHE ROLE:\nAs a DFT Lead you will drive DFT architecture definitions of Scan, MBIST, PHY, high-speed/high-density IOs, communication controllers and FPGA logics of future AMD products. The role involves working with design architecture, design DFT/DFX, design block owners and physical design teams with ATE manufacturing environment, silicon debug, product quality and test cost perspectives. The DFT Lead is expected to apply past technical knowledge, learn new cutting-edge technologies and collaborate with teams to arrive at best manufacturable solution. The DFT Lead will ensure that DFT implementation is completed by architecture design specifications. This is the role of overseeing early architecture design definition to successful silicon high-volume production.\nTHE PERSON:\nWe are looking for candidates that can communicate complex engineering subjects effectively to cross functioning technical teams and upper management. Strong DFT and leadership skills will be put to good use. Successful DFT Leads interact with many external teams and must confidently represent his/her organization.\nKEY RESPONSIBILITIES:\nManage DFT activities across architecture, design implementation, verification, and test implementation for new products.\nWork closely with design teams and make sure DFT structures are correctly implemented.\nDrive internal DFT teams to correctly implement and create test solutions\nPromote ATE & production test environment, test cost and test quality enhancements in future AMD products through DFT architecture definitions and specifications\nThe role is in AMD global quality and operation organization driving best manufacturing test solution through early product definition and pre & post silicon activities\nPlan for diagnosability and yield improvement\nPREFERRED EXPERIENCE:\n15+ years of semiconductor industry experience\nSignificant DFT engineering experience through DFT pre and post silicon cycles\nExperience in creating and implementing complex chip-level DFT architecture\nExperience in DFT implementation including Scan and Scan Compression at IP and SoC level\nExperience with DFT tools, ATPG (Stuck-At, At-Speed, Path-Delay) and scan compression.\nStrong MBIST knowledge\nExperience in PHY, high-speed IO, digital communication and functional test development\nKnowledge of Tessent Streaming Scan Network SSN and hand-on experience is a big plus\nGood understanding of Verilog, synthesis, physical implementation and STA\nGood understanding of verification methodology\nKnowledge of FPGA logic, synthesis and design flow is a plus\nKnowledge of embedded design and firmware methodology is a plus\nExperience with post-silicon debug and bench equipment (e.g., oscilloscope and logic analyser)\nGood communication skills and works well in a group environment that spans across continents\nACADEMIC CREDENTIALS:\nBachelors or Masters Electrical/Electronics/Computer Engineering \nLOCATION:\nHyderabad/Bengaluru, India\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nDFT - SOC Lead\nTHE ROLE:\nAs a DFT Lead you will drive DFT architecture definitions of Scan, MBIST, PHY, high-speed/high-density IOs, communication controllers and FPGA logics of future AMD products. The role involves working with design architecture, design DFT/DFX, design block owners and physical design teams with ATE manufacturing environment, silicon debug, product quality and test cost perspectives. The DFT Lead is expected to apply past technical knowledge, learn new cutting-edge technologies and collaborate with teams to arrive at best manufacturable solution. The DFT Lead will ensure that DFT implementation is completed by architecture design specifications. This is the role of overseeing early architecture design definition to successful silicon high-volume production.\nTHE PERSON:\nWe are looking for candidates that can communicate complex engineering subjects effectively to cross functioning technical teams and upper management. Strong DFT and leadership skills will be put to good use. Successful DFT Leads interact with many external teams and must confidently represent his/her organization.\nKEY RESPONSIBILITIES:\nManage DFT activities across architecture, design implementation, verification, and test implementation for new products.\nWork closely with design teams and make sure DFT structures are correctly implemented.\nDrive internal DFT teams to correctly implement and create test solutions\nPromote ATE & production test environment, test cost and test quality enhancements in future AMD products through DFT architecture definitions and specifications\nThe role is in AMD global quality and operation organization driving best manufacturing test solution through early product definition and pre & post silicon activities\nPlan for diagnosability and yield improvement\nPREFERRED EXPERIENCE:\n15+ years of semiconductor industry experience\nSignificant DFT engineering experience through DFT pre and post silicon cycles\nExperience in creating and implementing complex chip-level DFT architecture\nExperience in DFT implementation including Scan and Scan Compression at IP and SoC level\nExperience with DFT tools, ATPG (Stuck-At, At-Speed, Path-Delay) and scan compression.\nStrong MBIST knowledge\nExperience in PHY, high-speed IO, digital communication and functional test development\nKnowledge of Tessent Streaming Scan Network SSN and hand-on experience is a big plus\nGood understanding of Verilog, synthesis, physical implementation and STA\nGood understanding of verification methodology\nKnowledge of FPGA logic, synthesis and design flow is a plus\nKnowledge of embedded design and firmware methodology is a plus\nExperience with post-silicon debug and bench equipment (e.g., oscilloscope and logic analyser)\nGood communication skills and works well in a group environment that spans across continents\nACADEMIC CREDENTIALS:\nBachelors or Masters Electrical/Electronics/Computer Engineering \nLOCATION:\nHyderabad/Bengaluru, India\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":8370,"description_truncated":false,"requirements":{"experience_years_min":15,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[{"name":"India","iso":"IN","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-29T10:15:06Z"}],"visa":[],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":0,"expected_fill_days":32,"reasons":["conf:2","win:early","comp:brand"],"computed_at":"2026-10-29T22:18:31Z"},"pay":null,"html_url":"https://alion.io/job/amd-dft-soc-lead","json_url":"https://alion.io/job/amd-dft-soc-lead.json","meta":{"generated_at":"2026-10-29T22:18:31Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":32970,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-30T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-dft-soc-lead"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-dft-soc-lead"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-dft-soc-lead"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-dft-soc-lead\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-dft-soc-lead"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":3449221}},{"tool":"search_jobs","arguments":{"company":"amd.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":3449221},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}