1,898,539open jobs
111,452companies
254,609added this week
Browse all
Salary
≈ $168k – $319k per year (Estimated)
Location
In office (Santa Clara)
Seniority
Principal
Visa
No sponsorship (stated in the posting)

Confirmed on the employer's own hiring board on Oct 21, 2026. First seen by Alion on May 26, 2026.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gamingand embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuityand a shared passion to create something extraordinary. When you join AMD, you’lldiscover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.Together, we advance your career.

THE ROLE:

The Hardware System Architecture Fellow - AI & Data Center Networking is the highest-impact individual contributor responsible for defining and driving end-to-end hardware system architecture for AMD’s next-generation AI and data center networking platforms.

This role provides system-level technical leadership, spanning architecture definition, cross-domain trade-offs, and resolution of the most complex hardware challenges across AI-NICs, DPUs, switches, and rack-scale networking solutions.

THE PERSON:

The Fellow operates with enterprise-scale technical authority, shaping multi-generation system architectures and influencing execution across ASIC, packaging, board, optics, power, thermal, mechanical, firmware, and manufacturing domains, without direct people management responsibility.

The ideal candidate is a recognized technical leader with deep system expertise, strong architectural judgment, and the ability to influence across organizations through credibility, clarity, and technical depth.

KEY RESPONSIBILITIES:

  • System Architecture & Technical Vision
  • Define system-level architecture for AI scale-out and scale-up networking platforms, translating product and business requirements into robust, scalable hardware solutions.
  • Drive architectural decisions across chip-to-system boundaries, including interconnect topology, board and system partitioning, power delivery strategy, signal integrity constraints, and platform extensibility.
  • Lead early-phase system feasibility analysis, proactively identifying risks, trade-offs, and technology inflection points.
  • Cross-Domain Technical Leadership
  • Serve as the primary technical authority for system-level challenges spanning ASIC, packaging, board design, optics, power, thermal, and mechanical integration.
  • Resolve the most complex bring-up, validation, and field issues, synthesizing cross-domain data to drive root-cause closure and architectural improvements.
  • Ensure architectural intent is preserved through design, validation, and production ramp.

Methodology & Engineering Standards

  • Establish and evolve system architecture best practices, review frameworks, and decision-making methodologies across NTSG.
  • Define standardized architecture review and system validation flows to improve predictability, reuse, and overall execution quality.
  • Champion a disciplined system-level engineering mindset across hardware development organizations.

Influence, Mentorship & Technical Leadership

  • Influence senior engineers, architects, and leaders across organizations through technical depth and credibility, rather than authority.
  • Mentor Principal and PMTS engineers on system architecture, trade-off analysis, and Fellow-level technical growth.
  • Represent NTSG in cross-organization architecture reviews and Fellow-level technical forums.

Strategic Impact

  • Shape multi-generation system and platform roadmaps aligned with AMD’s AI networking strategy.
  • Anticipate and lead architectural transitions in bandwidth scaling, optical adoption, power density, and rack-level integration.
  • Guide organizations through major architectural shifts while minimizing execution risk.

QUALIFICATIONS:

Required

  • Deep expertise in system-level hardware architecture for networking, AI infrastructure, or data center platforms.
  • Proven track record of architecting and delivering complex hardware systems across multiple product generations.
  • Broad understanding of board design, power delivery, signal integrity, system validation, and high-speed bring-up.
  • Demonstrated ability to solve ambiguous, cross-domain problems with significant technical and business impact.

Preferred

  • Experience with AI scale-out networking systems, including AI-NICs, DPUs, or high-bandwidth switching platforms.
  • Familiarity with advanced interconnect and packaging technologies and their system-level implications.
  • Demonstrated enterprise-level technical influence (e.g., architecture ownership, critical platform delivery, or Fellow trajectory).
  • Recognized industry or academic thought leadership, with publications, patents, or standards contributions.

IMPACT & SCOPE

  • Drives company-level architecture, product readiness, and technical direction for AI networking platforms.
  • Acts as the system architecture backbone, connecting long-term strategy to execution across multiple organizations.
  • Defines and continuously raises the technical bar for system architecture excellence within NTSG.

ACADEMIC CREDENTIALS

Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field

PhD preferred

LOCATION:

Santa Clara, CA

This role is not eligible for visa sponsorship.

#LI-RF1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

The Hardware System Architecture Fellow - AI & Data Center Networking is the highest-impact individual contributor responsible for defining and driving end-to-end hardware system architecture for AMD’s next-generation AI and data center networking platforms.

This role provides system-level technical leadership, spanning architecture definition, cross-domain trade-offs, and resolution of the most complex hardware challenges across AI-NICs, DPUs, switches, and rack-scale networking solutions.

THE PERSON:

The Fellow operates with enterprise-scale technical authority, shaping multi-generation system architectures and influencing execution across ASIC, packaging, board, optics, power, thermal, mechanical, firmware, and manufacturing domains, without direct people management responsibility.

The ideal candidate is a recognized technical leader with deep system expertise, strong architectural judgment, and the ability to influence across organizations through credibility, clarity, and technical depth.

KEY RESPONSIBILITIES:

  • System Architecture & Technical Vision
  • Define system-level architecture for AI scale-out and scale-up networking platforms, translating product and business requirements into robust, scalable hardware solutions.
  • Drive architectural decisions across chip-to-system boundaries, including interconnect topology, board and system partitioning, power delivery strategy, signal integrity constraints, and platform extensibility.
  • Lead early-phase system feasibility analysis, proactively identifying risks, trade-offs, and technology inflection points.
  • Cross-Domain Technical Leadership
  • Serve as the primary technical authority for system-level challenges spanning ASIC, packaging, board design, optics, power, thermal, and mechanical integration.
  • Resolve the most complex bring-up, validation, and field issues, synthesizing cross-domain data to drive root-cause closure and architectural improvements.
  • Ensure architectural intent is preserved through design, validation, and production ramp.

Methodology & Engineering Standards

  • Establish and evolve system architecture best practices, review frameworks, and decision-making methodologies across NTSG.
  • Define standardized architecture review and system validation flows to improve predictability, reuse, and overall execution quality.
  • Champion a disciplined system-level engineering mindset across hardware development organizations.

Influence, Mentorship & Technical Leadership

  • Influence senior engineers, architects, and leaders across organizations through technical depth and credibility, rather than authority.
  • Mentor Principal and PMTS engineers on system architecture, trade-off analysis, and Fellow-level technical growth.
  • Represent NTSG in cross-organization architecture reviews and Fellow-level technical forums.

Strategic Impact

  • Shape multi-generation system and platform roadmaps aligned with AMD’s AI networking strategy.
  • Anticipate and lead architectural transitions in bandwidth scaling, optical adoption, power density, and rack-level integration.
  • Guide organizations through major architectural shifts while minimizing execution risk.

QUALIFICATIONS:

Required

  • Deep expertise in system-level hardware architecture for networking, AI infrastructure, or data center platforms.
  • Proven track record of architecting and delivering complex hardware systems across multiple product generations.
  • Broad understanding of board design, power delivery, signal integrity, system validation, and high-speed bring-up.
  • Demonstrated ability to solve ambiguous, cross-domain problems with significant technical and business impact.

Preferred

  • Experience with AI scale-out networking systems, including AI-NICs, DPUs, or high-bandwidth switching platforms.
  • Familiarity with advanced interconnect and packaging technologies and their system-level implications.
  • Demonstrated enterprise-level technical influence (e.g., architecture ownership, critical platform delivery, or Fellow trajectory).
  • Recognized industry or academic thought leadership, with publications, patents, or standards contributions.

IMPACT & SCOPE

  • Drives company-level architecture, product readiness, and technical direction for AI networking platforms.
  • Acts as the system architecture backbone, connecting long-term strategy to execution across multiple organizations.
  • Defines and continuously raises the technical bar for system architecture excellence within NTSG.

ACADEMIC CREDENTIALS

Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field

PhD preferred

LOCATION:

Santa Clara, CA

This role is not eligible for visa sponsorship.

#LI-RF1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,898,539 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
≈ $178k – $323k per year (Estimated) • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • United States
Cybersecurity
HIPAA
Management
ITIL
Apply
$66k – $172k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Indianapolis
Life Sciences
GMP
Veeva
Apply
$131k – $197k per year • Equity • In office • 6+ years exp • Bachelor's Degree • Tempe
Verilog
VHDL
MATLAB
QA
Rest-Assured
Apply
≈ $128k – $243k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Hillsboro
Chips/EDA
Electron Microscopy (SEM/TEM)
Apply
≈ $157k – $297k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Sunnyvale
Python
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys Fusion Compiler
Synopsys SpyGlass
UVM
Synopsys TestMAX
Apply
≈ $108k – $244k per year (Estimated) • In office • Bachelor's Degree • Austin
Python
SQL
Databases
Snowflake
Databricks
AI/ML
Copilot
Claude Code
Analytics
Power BI
Apply
≈ $121k – $273k per year (Estimated) • In office • Bachelor's Degree • Austin
Python
Java
Verilog
TypeScript
Ruby
C#
SystemVerilog
Perl
AI/ML
Prompt Engineering
Function Calling
AI Agents
LLM
RAG
Agentic Workflows
Chips/EDA
Verilator
Verible
Apply
≈ $117k – $215k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Austin
Assembly
Apply
≈ $172k – $327k per year (Estimated) • In office • Bachelor's Degree • Secaucus
Apply
≈ $120k – $271k per year (Estimated) • In office • Bachelor's Degree • San Jose
Python
Verilog
Perl
DevOps
Linux
Unix
Chips/EDA
Synopsys Fusion Compiler
Apply
In office • Internship • Bachelor's Degree • Santa Clara
Python
Perl
AI/ML
Copilot
ChatGPT
Apply
≈ $131k – $264k per year (Estimated) • Equity • Hybrid • 10+ years exp • Master's Degree • Santa Clara • Irvine
Python
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Cadence Voltus
TCAD
Apply
$168k – $259k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Santa Clara • Seattle
DevOps
Terraform
Kubernetes
Management
Smartsheet
Jira
Apply
$152k – $242k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara • Redmond • Seattle
Python
Go
C++
C++
TensorFlow C++
AI/ML
JAX
TensorFlow
PyTorch
Ray
Machine Learning
DevOps
GCP
SLURM
Azure
AWS
Docker
Kubernetes
HPC
Apply
$144k – $230k per year • In office • Full-Time • 12+ years exp • Bachelor's Degree • Santa Clara
Apply
See all jobs
This is one of many
1,898,539 more open roles from verified company boards, updated every day.