{"id":3183750,"url":"https://alion.io/job/amd-lead-soc-architect","title":"Lead SoC Architect","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"B","score":77,"open_postings":170,"ghost_share":0,"stale_share":0.906,"repost_share":0,"time_to_fill_p50_days":32,"computed_at":"2026-10-29T05:49:05Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["San Jose, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":169000,"max_usd":313000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":656},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[],"status":"live","first_seen_at":"2026-10-23T21:52:00Z","employer_posted_date":"2026-10-23","last_verified_at":"2026-10-29T06:05:39Z","board_verified":true,"closed_at":null,"days_open":5,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":5},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.\nWhether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.\nTHE ROLE:\nWe are seeking an exceptional SoC Architect to lead the architecture definition and technical direction of our next-generation SoCs deployed across a wide range of applications including AI, Data Center, Security, Communications, and Embedded Computing. This individual will define the overall SoC architecture, drive system-level innovation, and deliver breakthrough architectures spanning heterogeneous compute, advanced memory systems, leading-edge I/Os, high-performance interconnects, and AI/Networking/Storage/Compute/Crypto acceleration.\nAs a senior technical leader, you will influence long-term silicon architecture strategy, collaborate closely with internal/external partners, and guide teams across architecture, design, verification, physical implementation, software, and customer engineering. This role has broad organizational impact and is integral to shaping the future of AMD’s Adaptive, Embedded, and Custom SoCs.\nTHE PERSON:\nYou are a recognized industry expert in heterogeneous SoC architecture, with deep experience in CPUs, AI/Networking/Storage/Compute/Crypto acceleration, advanced protocols such as PCIe, UCIe, UAL and/or Ethernet, and high-bandwidth memory/interconnect design. You have demonstrated leadership experience on complex technical programs, balancing performance, power, area, and cost tradeoffs. You communicate with authority and empathy, and thrive in fast-paced, cross-domain environments.You bring a strong innovation mindset, a passion for leadership on complex and technically challenging programs, and a track record of delivering differentiated SoC solutions.\nKEY RESPONSIBILITIES:\nOwn and lead the architecture of next-gen SoCs, spanning high performance multi-processor subsystems, coherent and non-coherent interconnects, memory and cache hierarchies, advanced I/O, and AI, Networking, Storage, Compute and Crypto acceleration.\nDefine long-term SoC architectural strategy aligned with product, roadmap, and customer requirements.\nDevelop clear, detailed SoC architecture specifications covering compute, memory, accelerators, on-chip and off-chip interconnect, RAS, security, boot/configuration, and SoC management subsystems.\nGuide cross-functional execution, providing leadership across RTL design, verification, physical design, firmware, software, and platform teams.\nCollaborate deeply with leading-edge AI, Data Center, Security, Communications, and Embedded Computingcustomers, translating RFQs and use-cases into robust SoC architectural requirements.\nEvaluate emerging processor IP, including next-gen x86/ARM/RISC-V cores, compute accelerators, and next generation PCIe, CXL, Ethernet, DDR, UCIe, and/or UALprotocols.\nLead PPA trade-off decisions, ensuring architectural choices align with product cost, performance, power targets, and manufacturability constraints.\nInnovate cross-domain technologies such as hardware security, heterogeneous coherency, traffic shaping, system QoS, and power management.\nMentor architects across the organization, elevating architectural rigor, methodology, and technical leadership capability.\nCreate flexible and modular subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors. \nAuthor architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase.\nPREFERRED EXPERIENCE:\nProven track record defining and delivering architecture for complex heterogeneous SoCs in advanced nodes.\nExpertise in x86, ARM or RISC-V based processor subsystems and heterogeneous acceleration.\nDeep technical knowledge of the PCIe, CXL, Ethernet, DDR, UCIe, and UALprotocol specifications, and how their mandatory and optional protocol features are leveragedin the SoC or system.\nStrong technical leadership across interconnect fabrics, memory and I/O technology & sub subsystems.\nFamiliarity with high-speed I/O protocols, multi-chiplet partitioning, and chiplet interconnect standards.\nProficiency with architectural modeling and performance simulation frameworks.\nDemonstrated ability to influence silicon strategy, ecosystem partners, and customer roadmaps.\nACADEMIC CREDENTIALS:\nMS or PhD in Electrical/Computer Engineering, or related field.\nTechnical expert and thought leader in SoC Architecture, with patents, publications, or major architectural wins strongly preferred.\nLOCATION: San Jose, CA or Austin, TX\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nTHE ROLE:\nWe are seeking an exceptional SoC Architect to lead the architecture definition and technical direction of our next-generation SoCs deployed across a wide range of applications including AI, Data Center, Security, Communications, and Embedded Computing. This individual will define the overall SoC architecture, drive system-level innovation, and deliver breakthrough architectures spanning heterogeneous compute, advanced memory systems, leading-edge I/Os, high-performance interconnects, and AI/Networking/Storage/Compute/Crypto acceleration.\nAs a senior technical leader, you will influence long-term silicon architecture strategy, collaborate closely with internal/external partners, and guide teams across architecture, design, verification, physical implementation, software, and customer engineering. This role has broad organizational impact and is integral to shaping the future of AMD’s Adaptive, Embedded, and Custom SoCs.\nTHE PERSON:\nYou are a recognized industry expert in heterogeneous SoC architecture, with deep experience in CPUs, AI/Networking/Storage/Compute/Crypto acceleration, advanced protocols such as PCIe, UCIe, UAL and/or Ethernet, and high-bandwidth memory/interconnect design. You have demonstrated leadership experience on complex technical programs, balancing performance, power, area, and cost tradeoffs. You communicate with authority and empathy, and thrive in fast-paced, cross-domain environments.You bring a strong innovation mindset, a passion for leadership on complex and technically challenging programs, and a track record of delivering differentiated SoC solutions.\nKEY RESPONSIBILITIES:\nOwn and lead the architecture of next-gen SoCs, spanning high performance multi-processor subsystems, coherent and non-coherent interconnects, memory and cache hierarchies, advanced I/O, and AI, Networking, Storage, Compute and Crypto acceleration.\nDefine long-term SoC architectural strategy aligned with product, roadmap, and customer requirements.\nDevelop clear, detailed SoC architecture specifications covering compute, memory, accelerators, on-chip and off-chip interconnect, RAS, security, boot/configuration, and SoC management subsystems.\nGuide cross-functional execution, providing leadership across RTL design, verification, physical design, firmware, software, and platform teams.\nCollaborate deeply with leading-edge AI, Data Center, Security, Communications, and Embedded Computingcustomers, translating RFQs and use-cases into robust SoC architectural requirements.\nEvaluate emerging processor IP, including next-gen x86/ARM/RISC-V cores, compute accelerators, and next generation PCIe, CXL, Ethernet, DDR, UCIe, and/or UALprotocols.\nLead PPA trade-off decisions, ensuring architectural choices align with product cost, performance, power targets, and manufacturability constraints.\nInnovate cross-domain technologies such as hardware security, heterogeneous coherency, traffic shaping, system QoS, and power management.\nMentor architects across the organization, elevating architectural rigor, methodology, and technical leadership capability.\nCreate flexible and modular subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors. \nAuthor architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase.\nPREFERRED EXPERIENCE:\nProven track record defining and delivering architecture for complex heterogeneous SoCs in advanced nodes.\nExpertise in x86, ARM or RISC-V based processor subsystems and heterogeneous acceleration.\nDeep technical knowledge of the PCIe, CXL, Ethernet, DDR, UCIe, and UALprotocol specifications, and how their mandatory and optional protocol features are leveragedin the SoC or system.\nStrong technical leadership across interconnect fabrics, memory and I/O technology & sub subsystems.\nFamiliarity with high-speed I/O protocols, multi-chiplet partitioning, and chiplet interconnect standards.\nProficiency with architectural modeling and performance simulation frameworks.\nDemonstrated ability to influence silicon strategy, ecosystem partners, and customer roadmaps.\nACADEMIC CREDENTIALS:\nMS or PhD in Electrical/Computer Engineering, or related field.\nTechnical expert and thought leader in SoC Architecture, with patents, publications, or major architectural wins strongly preferred.\nLOCATION: San Jose, CA or Austin, TX\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":11340,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","Blockchain & Crypto","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-23T22:32:24Z"}],"visa":[],"liveness":{"score":63,"band":"ok","label":"Likely open","p_open":1,"p_active":0.632,"p_room":1,"age_days":5,"expected_fill_days":32,"reasons":["conf:3","stale_co","velocity","win:early","comp:brand"],"computed_at":"2026-10-29T05:49:05Z"},"pay":null,"html_url":"https://alion.io/job/amd-lead-soc-architect","json_url":"https://alion.io/job/amd-lead-soc-architect.json","meta":{"generated_at":"2026-10-29T09:06:58Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":13823,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-30T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-lead-soc-architect"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-lead-soc-architect"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-lead-soc-architect"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-lead-soc-architect\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-lead-soc-architect"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":3183750}},{"tool":"search_jobs","arguments":{"company":"amd.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":3183750},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}