{"id":2910788,"url":"https://alion.io/job/amd-physical-design-engineer-3","title":"Physical Design Engineer","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"B","score":80,"open_postings":157,"ghost_share":0,"stale_share":1,"repost_share":0,"time_to_fill_p50_days":15,"computed_at":"2026-10-22T06:10:10Z"}},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Markham, Canada"],"countries":["CA"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":65000,"max_usd":130000,"period":"year","method":"role_country_seniority_unknown","sample_n":146},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Ansys RedHawk","optional":true},{"name":"Ansys Totem","optional":true},{"name":"Synopsys Fusion Compiler","optional":true},{"name":"Synopsys PrimeTime","optional":true}],"status":"live","first_seen_at":"2026-09-23T21:52:00Z","employer_posted_date":"2026-10-20","last_verified_at":"2026-10-22T23:33:01Z","board_verified":true,"closed_at":null,"days_open":29,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":29},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.\nWhether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.\n THE ROLE\nAMD is seeking an experienced Tile Place & Route (PnR) Lead to lead the physical implementation and execution of complex SoC designs at advanced process nodes. This role combines deep technical expertise in physical design with leadership responsibilities across multiple programs, engineers, and cross-functional teams.\nAs a Tile PnR Lead, you will be responsible for driving implementation strategy, execution planning, design quality, schedule adherence, and technical mentorship. You will work closely with Architecture, RTL Design, Timing, CAD, Methodology, Physical Verification, and Full Chip teams to deliver world-class products.\nTHE PERSON\nThe ideal candidate is a recognized technical leader with a proven track record of delivering high-quality silicon across multiple successful tape-outs. You are equally comfortable solving challenging technical problems, mentoring engineers, driving execution across global teams, and influencing methodology direction.\nYou possess strong communication skills and can effectively engage customers, project leadership, methodology teams, and senior management while maintaining focus on execution excellence.\nKEY RESPONSIBILITIES\nTechnical Leadership\nLead physical implementation of complex SoC tiles from floorplan through tapeout.\nDrive overall Tile PnR strategy including floorplanning, placement, CTS, routing, timing closure, congestion management, IR/EM closure, and signoff readiness.\nDefine implementation methodologies and best practices to improve PPA, scalability, and design quality.\nDrive technical decisions impacting schedule, product quality, and silicon success.\nLead root-cause analysis and resolution of complex implementation challenges.\nProgram Execution\nOwn execution planning, milestones, risk management, and quality metrics for critical IPs and SoC tiles.\nCoordinate activities across Design, Timing, CAD, Methodology, Full Chip Floorplan, Power, and Verification teams.\nDrive closure on schedule-critical and tapeout-critical issues.\nProvide regular status updates to technical and management leadership.\nTeam Leadership & Mentorship\nMentor and develop Tile PnR engineers across multiple experience levels.\nConduct technical reviews and provide implementation guidance.\nLead training and knowledge-sharing initiatives across the organization.\nInnovation\nDrive adoption of new implementation methodologies, automation, and AI-enabled design solutions.\nInfluence future physical design flows and tool direction.\nPartner with CAD teams to improve productivity, scalability, and design predictability.\nPREFERRED QUALIFICATIONS\nBS/MS in Electrical Engineering, Computer Engineering, or related field.\nIndustry experience in physical design.\nDemonstrated technical leadership across multiple projects or product families.\nMultiple successful tape-outs at advanced technology nodes.\nProven experience leading critical tiles or IPs.\nRecognized expert in Tile PnR and physical implementation.\nExperience leading globally distributed engineering teams.\nExpertise in congestion analysis, timing architecture, power optimization, and PPA improvement.\nExperience with AI-assisted implementation methodologies.\nFamiliarity with ICC2, Innovous, Fusion Compiler, PrimeTime, RedHawk/Totem, Calibre, and related implementation flows.\nWorking knowledge of IREM is considered a strong plus.\nLocation\nMarkham, ON\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nTHE ROLE\nAMD is seeking an experienced Tile Place & Route (PnR) Lead to lead the physical implementation and execution of complex SoC designs at advanced process nodes. This role combines deep technical expertise in physical design with leadership responsibilities across multiple programs, engineers, and cross-functional teams.\nAs a Tile PnR Lead, you will be responsible for driving implementation strategy, execution planning, design quality, schedule adherence, and technical mentorship. You will work closely with Architecture, RTL Design, Timing, CAD, Methodology, Physical Verification, and Full Chip teams to deliver world-class products.\nTHE PERSON\nThe ideal candidate is a recognized technical leader with a proven track record of delivering high-quality silicon across multiple successful tape-outs. You are equally comfortable solving challenging technical problems, mentoring engineers, driving execution across global teams, and influencing methodology direction.\nYou possess strong communication skills and can effectively engage customers, project leadership, methodology teams, and senior management while maintaining focus on execution excellence.\nKEY RESPONSIBILITIES\nTechnical Leadership\nLead physical implementation of complex SoC tiles from floorplan through tapeout.\nDrive overall Tile PnR strategy including floorplanning, placement, CTS, routing, timing closure, congestion management, IR/EM closure, and signoff readiness.\nDefine implementation methodologies and best practices to improve PPA, scalability, and design quality.\nDrive technical decisions impacting schedule, product quality, and silicon success.\nLead root-cause analysis and resolution of complex implementation challenges.\nProgram Execution\nOwn execution planning, milestones, risk management, and quality metrics for critical IPs and SoC tiles.\nCoordinate activities across Design, Timing, CAD, Methodology, Full Chip Floorplan, Power, and Verification teams.\nDrive closure on schedule-critical and tapeout-critical issues.\nProvide regular status updates to technical and management leadership.\nTeam Leadership & Mentorship\nMentor and develop Tile PnR engineers across multiple experience levels.\nConduct technical reviews and provide implementation guidance.\nLead training and knowledge-sharing initiatives across the organization.\nInnovation\nDrive adoption of new implementation methodologies, automation, and AI-enabled design solutions.\nInfluence future physical design flows and tool direction.\nPartner with CAD teams to improve productivity, scalability, and design predictability.\nPREFERRED QUALIFICATIONS\nBS/MS in Electrical Engineering, Computer Engineering, or related field.\nIndustry experience in physical design.\nDemonstrated technical leadership across multiple projects or product families.\nMultiple successful tape-outs at advanced technology nodes.\nProven experience leading critical tiles or IPs.\nRecognized expert in Tile PnR and physical implementation.\nExperience leading globally distributed engineering teams.\nExpertise in congestion analysis, timing architecture, power optimization, and PPA improvement.\nExperience with AI-assisted implementation methodologies.\nFamiliarity with ICC2, Innovous, Fusion Compiler, PrimeTime, RedHawk/Totem, Calibre, and related implementation flows.\nWorking knowledge of IREM is considered a strong plus.\nLocation\nMarkham, ON\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":9213,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":true},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-20T09:28:01Z"}],"visa":[],"liveness":{"score":13,"band":"cold","label":"Long shot","p_open":1,"p_active":0.293,"p_room":0.45,"age_days":28,"expected_fill_days":15,"reasons":["conf:1","stale_co","wave","velocity","win:tail","comp:brand"],"computed_at":"2026-10-22T06:10:10Z"},"pay":null,"html_url":"https://alion.io/job/amd-physical-design-engineer-3","json_url":"https://alion.io/job/amd-physical-design-engineer-3.json","meta":{"generated_at":"2026-10-23T02:43:16Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":4482,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-24T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-physical-design-engineer-3"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-physical-design-engineer-3"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-physical-design-engineer-3"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-physical-design-engineer-3\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-physical-design-engineer-3"}]}