{"id":2912277,"url":"https://alion.io/job/amd-principal-design-verification-engineer-2","title":"Staff Design Verification Engineer","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"A","score":97,"open_postings":17,"ghost_share":0,"stale_share":0.118,"repost_share":0,"time_to_fill_p50_days":49,"computed_at":"2026-11-08T05:47:12Z"}},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Romania"],"countries":["RO"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":49000,"max_usd":111000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":796},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"C++","optional":true},{"name":"Perl","optional":true},{"name":"Ruby","optional":true},{"name":"Verilog","optional":true}],"status":"closed","first_seen_at":"2026-03-18T16:25:00Z","employer_posted_date":"2026-11-03","last_verified_at":"2026-11-03T14:31:17Z","board_verified":false,"closed_at":"2026-11-03T14:31:17Z","days_open":229,"trust":{"level":"stale","repost_count":0,"flags":["stale"],"days_open":227},"description":"WHAT YOU DO AT AMD CHANGES EVERYTHING\nAt AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gamingand embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuityand a shared passion to create something extraordinary. When you join AMD, you’lldiscover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.Together, we advance your career.\nTHE ROLE:\nThe focus of this role is to take a full ownership of the planning, building, and execution process for the verification of new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design.\nTHE PERSON:\nYou are a recognized technical leader with deep expertise in digital design verification and broader architectural understanding beyond your immediate domain. You combine strong technical judgment with the ability to influence others, set direction, and drive results across teams and projects.\nYou work with little to no supervision, take full ownership of outcomes, and are trusted to make decisions where errors could materially impact product delivery.\nKEY RESPONSIBILITIES:\nDefine and drive verification strategy for complex GPU features or subsystems with cross-project and cross-product impact\nPartner with architects, RTL, and firmware leads to influence feature definition, implementation approach, and verification readiness early in the design cycle\nOwn verification planning and execution for technically critical areas, including risk identification, trade-off analysis, and mitigation strategies\nLead development of robust, scalable verification environments and methodologies, including directed and constrained-random testing using SystemVerilog and UVM\nSolve complex, ambiguous verification challenges, often requiring new approaches or extensions to existing processes and infrastructure\nAnalyze functional and code coverage at a system level, driving coverage closure strategies that balance quality, schedule, and compute efficiency\nDrive improvements to verification processes, tools, and workflows that increase productivity, quality, or execution efficiency across teams\nCoordinate and technically lead small verification efforts within larger programs, aligning stakeholders and delivering on shared objectives\nMentor and coach junior and senior engineers, acting as a go-to technical resource and influencing best practices across the organization\nPREFERRED EXPERIENCE:\nExperience in Digital Design Verification\nExperience with System Verilog, Verilog and UVMto both maintaining an existing Verification Environment as well as creating one from scratch.\nStrong skills with functional verification tools by VCS, optional with Cadence, Mentor Graphics.\nExperience delivering design features/functionalities on all stages: specs, test plan, enablement, functional/code coverage closure.\nProficiency in coding/scripting (C, C++, Perl, Shell, Ruby).\nGood computer architecture, cache coherency knowledge.\nExperience working with complex designs (not just I2C and other similar designs).\nDemonstrated experience with simulation profile, efficiency improvement, acceleration and automating workflows in a distributed compute environment. \nStrong ownership and drive capabilities, with limited guidance.\nACADEMIC CREDENTIALS:\nBachelors or Masters degree in Computer/Electrical Engineering\n\nJOB LOCATIONS:\nIasi (Onsite)\nBrasov (Remote) or Bucharest (Remote)\nAccomplish the most meaningful work of your career and change lives for the better with the company leading technology and AI advancement. Our Romania AMDers share how they have grown faster than they thought possible - with stretch work, mentorship, and support for their personal and professional development Advance your career. Advance the world. AMD Romania is hiring.\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nTHE ROLE:\nThe focus of this role is to take a full ownership of the planning, building, and execution process for the verification of new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design.\nTHE PERSON:\nYou are a recognized technical leader with deep expertise in digital design verification and broader architectural understanding beyond your immediate domain. You combine strong technical judgment with the ability to influence others, set direction, and drive results across teams and projects.\nYou work with little to no supervision, take full ownership of outcomes, and are trusted to make decisions where errors could materially impact product delivery.\nKEY RESPONSIBILITIES:\nDefine and drive verification strategy for complex GPU features or subsystems with cross-project and cross-product impact\nPartner with architects, RTL, and firmware leads to influence feature definition, implementation approach, and verification readiness early in the design cycle\nOwn verification planning and execution for technically critical areas, including risk identification, trade-off analysis, and mitigation strategies\nLead development of robust, scalable verification environments and methodologies, including directed and constrained-random testing using SystemVerilog and UVM\nSolve complex, ambiguous verification challenges, often requiring new approaches or extensions to existing processes and infrastructure\nAnalyze functional and code coverage at a system level, driving coverage closure strategies that balance quality, schedule, and compute efficiency\nDrive improvements to verification processes, tools, and workflows that increase productivity, quality, or execution efficiency across teams\nCoordinate and technically lead small verification efforts within larger programs, aligning stakeholders and delivering on shared objectives\nMentor and coach junior and senior engineers, acting as a go-to technical resource and influencing best practices across the organization\nPREFERRED EXPERIENCE:\nExperience in Digital Design Verification\nExperience with System Verilog, Verilog and UVMto both maintaining an existing Verification Environment as well as creating one from scratch.\nStrong skills with functional verification tools by VCS, optional with Cadence, Mentor Graphics.\nExperience delivering design features/functionalities on all stages: specs, test plan, enablement, functional/code coverage closure.\nProficiency in coding/scripting (C, C++, Perl, Shell, Ruby).\nGood computer architecture, cache coherency knowledge.\nExperience working with complex designs (not just I2C and other similar designs).\nDemonstrated experience with simulation profile, efficiency improvement, acceleration and automating workflows in a distributed compute environment. \nStrong ownership and drive capabilities, with limited guidance.\nACADEMIC CREDENTIALS:\nBachelors or Masters degree in Computer/Electrical Engineering\n\nJOB LOCATIONS:\nIasi (Onsite)\nBrasov (Remote) or Bucharest (Remote)\nAccomplish the most meaningful work of your career and change lives for the better with the company leading technology and AI advancement. Our Romania AMDers share how they have grown faster than they thought possible - with stretch work, mentorship, and support for their personal and professional development Advance your career. Advance the world. AMD Romania is hiring.\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":9431,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":["Professional development"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-20T09:52:16Z"},{"event":"close","at":"2026-10-31T02:11:15Z"},{"event":"reopen","at":"2026-10-31T06:09:31Z"},{"event":"close","at":"2026-10-31T09:50:42Z"},{"event":"reopen","at":"2026-10-31T20:55:29Z"},{"event":"close","at":"2026-11-01T10:01:16Z"},{"event":"reopen","at":"2026-11-01T14:06:37Z"},{"event":"close","at":"2026-11-02T00:03:04Z"},{"event":"reopen","at":"2026-11-02T09:29:27Z"},{"event":"close","at":"2026-11-02T16:06:30Z"},{"event":"reopen","at":"2026-11-03T06:59:51Z"},{"event":"close","at":"2026-11-03T14:31:17Z"}],"visa":[],"liveness":null,"pay":null,"html_url":"https://alion.io/job/amd-principal-design-verification-engineer-2","json_url":"https://alion.io/job/amd-principal-design-verification-engineer-2.json","meta":{"generated_at":"2026-11-08T07:05:58Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":15385,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-09T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-principal-design-verification-engineer-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-principal-design-verification-engineer-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-principal-design-verification-engineer-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-principal-design-verification-engineer-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-principal-design-verification-engineer-2"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":2912277}},{"tool":"search_jobs","arguments":{"company":"amd.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":2912277},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}