{"id":2910723,"url":"https://alion.io/job/amd-principal-signal-integrity-engineer-sipi","title":"Principal Signal Integrity Engineer (SI/PI)","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"A","score":95,"open_postings":10,"ghost_share":0,"stale_share":0.2,"repost_share":0,"time_to_fill_p50_days":42,"computed_at":"2026-11-04T06:34:25Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["San Jose, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":169000,"max_usd":313000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":656},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Ansys SIwave","optional":true},{"name":"C++","optional":true},{"name":"MATLAB","optional":true},{"name":"Python","optional":true},{"name":"Synopsys HSPICE","optional":true}],"status":"live","first_seen_at":"2026-09-24T23:29:00Z","employer_posted_date":"2026-11-04","last_verified_at":"2026-11-04T06:53:24Z","board_verified":true,"closed_at":null,"days_open":40,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":40},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.\nWhether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.\nTHE ROLE\nLead Signal and Power Integrity development as a Principal Engineer within AMD's Adaptive and Embedded Computing Group (AECG). This role will drive SI/PI strategy and execution across silicon, package, board, and system-level designs supporting next-generation FPGA and adaptive computing products. Working closely with Architecture, Package Design, PCB Design, Silicon Engineering, Product Engineering, and Manufacturing teams, this engineer will play a critical role in defining technical direction, making key design tradeoff decisions, mentoring junior engineers, and delivering successful products from simulation through hardware validation.\nTHE PERSON\nA strong technical leader with deep Signal Integrity expertise and a solid understanding of Power Integrity fundamentals. Successful candidates will combine advanced simulation expertise with hands-on lab measurement and debug experience, enabling them to correlate analysis with real-world results. We are looking for a self-starter who can independently drive complex technical challenges, influence cross-functional stakeholders, mentor engineers, and guide critical design decisions across the product lifecycle.\nKEY RESPONSIBILITIES:\nResponsible for technical solution development for Signal Integrity and Power Integrity.\nDrive system-level SI/PI architecture, design guidelines, and layout recommendations.\nPerform end-to-end channel simulations for high-speed serial interfaces and memory subsystems.\nLead SI/PI analysis and optimization of DDR4, DDR5, LPDDR4, LPDDR5, HBM, and other high-performance memory interfaces.\nCorrelate simulations with lab measurements and drive root-cause analysis of signal and power integrity issues.\nCollaborate with silicon, package, PCB, architecture, and manufacturing teams to resolve complex SI/PI challenges.\nGuide junior engineers on simulation methodologies, measurements, and debug techniques.\nEvaluate future package and PCB technologies to support next-generation FPGA and adaptive computing products\nPREFERRED EXPERIENCE:\nExcellent analytical and problem-solving skills with strong attention to detail.\nProven ability to independently drive technical decisions and influence engineering direction.\nStrong communication and cross-functional collaboration skills.\nHands-on experience performing lab measurements and correlating hardware results to simulation models.\nDeep expertise in Signal Integrity with working knowledge of Power Integrity concepts and methodologies.\nExperience with DDR, LPDDR, HBM, or other high-performance memory interfaces.\nExperience with FPGA, adaptive computing, ASIC, networking, datacenter, or high-performance computing platforms.\nExperience with PCB, package, and IC-level power delivery networks.\nExpertise with SI/PI analysis tools including ADS and HFSS; experience with SIwave and HSPICE is a plus.\nStrong foundation in electromagnetic theory, transmission lines, and circuit analysis.\nExperience mentoring engineers and driving technical leadership across organizations. \nExperience with programming in Python, C++, Matlab. \nACADEMIC CREDENTIALS:\nMS or PhD in Electrical Engineering preferred \nLOCATION:\nSan Jose, California\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nTHE ROLE\nLead Signal and Power Integrity development as a Principal Engineer within AMD's Adaptive and Embedded Computing Group (AECG). This role will drive SI/PI strategy and execution across silicon, package, board, and system-level designs supporting next-generation FPGA and adaptive computing products. Working closely with Architecture, Package Design, PCB Design, Silicon Engineering, Product Engineering, and Manufacturing teams, this engineer will play a critical role in defining technical direction, making key design tradeoff decisions, mentoring junior engineers, and delivering successful products from simulation through hardware validation.\nTHE PERSON\nA strong technical leader with deep Signal Integrity expertise and a solid understanding of Power Integrity fundamentals. Successful candidates will combine advanced simulation expertise with hands-on lab measurement and debug experience, enabling them to correlate analysis with real-world results. We are looking for a self-starter who can independently drive complex technical challenges, influence cross-functional stakeholders, mentor engineers, and guide critical design decisions across the product lifecycle.\nKEY RESPONSIBILITIES:\nResponsible for technical solution development for Signal Integrity and Power Integrity.\nDrive system-level SI/PI architecture, design guidelines, and layout recommendations.\nPerform end-to-end channel simulations for high-speed serial interfaces and memory subsystems.\nLead SI/PI analysis and optimization of DDR4, DDR5, LPDDR4, LPDDR5, HBM, and other high-performance memory interfaces.\nCorrelate simulations with lab measurements and drive root-cause analysis of signal and power integrity issues.\nCollaborate with silicon, package, PCB, architecture, and manufacturing teams to resolve complex SI/PI challenges.\nGuide junior engineers on simulation methodologies, measurements, and debug techniques.\nEvaluate future package and PCB technologies to support next-generation FPGA and adaptive computing products\nPREFERRED EXPERIENCE:\nExcellent analytical and problem-solving skills with strong attention to detail.\nProven ability to independently drive technical decisions and influence engineering direction.\nStrong communication and cross-functional collaboration skills.\nHands-on experience performing lab measurements and correlating hardware results to simulation models.\nDeep expertise in Signal Integrity with working knowledge of Power Integrity concepts and methodologies.\nExperience with DDR, LPDDR, HBM, or other high-performance memory interfaces.\nExperience with FPGA, adaptive computing, ASIC, networking, datacenter, or high-performance computing platforms.\nExperience with PCB, package, and IC-level power delivery networks.\nExpertise with SI/PI analysis tools including ADS and HFSS; experience with SIwave and HSPICE is a plus.\nStrong foundation in electromagnetic theory, transmission lines, and circuit analysis.\nExperience mentoring engineers and driving technical leadership across organizations. \nExperience with programming in Python, C++, Matlab. \nACADEMIC CREDENTIALS:\nMS or PhD in Electrical Engineering preferred \nLOCATION:\nSan Jose, California\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":8822,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":true},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-20T09:28:01Z"},{"event":"close","at":"2026-10-31T13:38:47Z"},{"event":"reopen","at":"2026-10-31T17:13:40Z"},{"event":"close","at":"2026-11-04T01:47:01Z"},{"event":"reopen","at":"2026-11-04T06:53:24Z"}],"visa":[],"liveness":{"score":47,"band":"ok","label":"Likely open","p_open":1,"p_active":0.79,"p_room":0.6,"age_days":40,"expected_fill_days":42,"reasons":["conf:1","win:late","crowd:brand"],"computed_at":"2026-11-04T08:25:35Z"},"pay":null,"html_url":"https://alion.io/job/amd-principal-signal-integrity-engineer-sipi","json_url":"https://alion.io/job/amd-principal-signal-integrity-engineer-sipi.json","meta":{"generated_at":"2026-11-04T08:25:35Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":13165,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-05T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-principal-signal-integrity-engineer-sipi"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-principal-signal-integrity-engineer-sipi"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-principal-signal-integrity-engineer-sipi"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-principal-signal-integrity-engineer-sipi\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-principal-signal-integrity-engineer-sipi"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":2910723}},{"tool":"search_jobs","arguments":{"company":"amd.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":2910723},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}