2,014,532open jobs
119,298companies
246,366added this week
Browse all
Salary
≈ $166k – $305k per year (Estimated)
Location
In office (San Jose)
Seniority
Architect
Visa
No sponsorship (stated in the posting)

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Sep 3, 2026. AMD scores B on the Alion truth index.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

Join the Advanced Architecture, Technology & Verification Group and contribute to FPGA and SoC architecture definition and development with a focus on radiation effects and RAS. The team focuses on the architecture, development, and validation of commercial and radiation tolerant FPGA/ACAP solutions, for the Terrestrial (Telecom, Avionics, Automotive, Datacenter, AI, etc.) and Space markets. You will work as part of an advanced technology and design team with corporate responsibility for Single Event Effects (SEE), radiation effects and RAS mitigation solutions, and competitive technology analysis.

THE PERSON:

You have a passion for modern, complex silicon architecture and innovation in the field of radiation effects and RAS for terrestrial and space applications. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Apply IC Design and Solid State Physics fundamentals to develop industry-leading solutions for Single Event Effects (SEE), including SEU, SEL, and SEFI, as they apply to FPGAs and space-grade silicon
  • Define and develop SEE PDKs (Product Design Kits), test vehicles, and system-level radiation hardening solutions; evaluate test vehicles at the FPGA level
  • Contribute to the architecture definition of XQR/Space-grade FPGA and SoC products, including SEE/RAS architectural specifications
  • Analyze semiconductor technology scaling and its impact on radiation sensitivity (Moore's Law and More than Moore)
  • Build predictive models for next-generation radiation performance, including competitive feature sets, power, and cost trade-offs
  • Collaborate closely with Silicon Technology, Advanced Architecture, and Marketing teams

PREFERRED EXPERIENCE:

  • Experience at a leading semiconductor company in advanced silicon process technologies and architectures
  • Deep knowledge of radiation effects (SEU, SEL, SEFI, TID), including underlying physics and impact on semiconductor devices and FPGAs
  • Knowledge of FPGA and SoC architecture, implementation, and software tools
  • Self-driven, able to set direction and execute independently
  • Willingness to travel to worldwide test facilities, and development consortia

ACADEMIC CREDENTIALS:

  • Master's or PhD degree in Electrical Engineering, Applied Physics or equivalent.

Location: San Jose, CA, US

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

Join the Advanced Architecture, Technology & Verification Group and contribute to FPGA and SoC architecture definition and development with a focus on radiation effects and RAS. The team focuses on the architecture, development, and validation of commercial and radiation tolerant FPGA/ACAP solutions, for the Terrestrial (Telecom, Avionics, Automotive, Datacenter, AI, etc.) and Space markets. You will work as part of an advanced technology and design team with corporate responsibility for Single Event Effects (SEE), radiation effects and RAS mitigation solutions, and competitive technology analysis.

THE PERSON:

You have a passion for modern, complex silicon architecture and innovation in the field of radiation effects and RAS for terrestrial and space applications. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Apply IC Design and Solid State Physics fundamentals to develop industry-leading solutions for Single Event Effects (SEE), including SEU, SEL, and SEFI, as they apply to FPGAs and space-grade silicon
  • Define and develop SEE PDKs (Product Design Kits), test vehicles, and system-level radiation hardening solutions; evaluate test vehicles at the FPGA level
  • Contribute to the architecture definition of XQR/Space-grade FPGA and SoC products, including SEE/RAS architectural specifications
  • Analyze semiconductor technology scaling and its impact on radiation sensitivity (Moore's Law and More than Moore)
  • Build predictive models for next-generation radiation performance, including competitive feature sets, power, and cost trade-offs
  • Collaborate closely with Silicon Technology, Advanced Architecture, and Marketing teams

PREFERRED EXPERIENCE:

  • Experience at a leading semiconductor company in advanced silicon process technologies and architectures
  • Deep knowledge of radiation effects (SEU, SEL, SEFI, TID), including underlying physics and impact on semiconductor devices and FPGAs
  • Knowledge of FPGA and SoC architecture, implementation, and software tools
  • Self-driven, able to set direction and execute independently
  • Willingness to travel to worldwide test facilities, and development consortia

ACADEMIC CREDENTIALS:

  • Master's or PhD degree in Electrical Engineering, Applied Physics or equivalent.

Location: San Jose, CA, US

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,014,532 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$200k – $280k per year · In office · Full-Time · 7+ years exp · PhD · New York
Python
MATLAB
Chips/EDA
KLayout
SpaceTech
ANSYS
Apply
$101k – $152k per year · In office · 7+ years exp · Bachelor's Degree · Englewood
MedTech
CAPA
Apply
≈ $143k – $264k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Austin
Python
Verilog
SystemVerilog
Perl
DevOps
HPC
Linux
Unix
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys SpyGlass
Synopsys VC Formal
Synopsys PrimePower
Apply
$150k – $195k per year · In office · 8+ years exp · Bachelor's Degree · Fremont
SpaceTech
FMEA
Apply
$155k – $233k per year · Equity · In office · 10+ years exp · Bachelor's Degree · Austin
Python
Perl
Chips/EDA
Ansys RedHawk
QA
Rest-Assured
Apply
≈ $157k – $291k per year (Estimated) · In office · Master's Degree · San Jose
Chips/EDA
Photolithography
CVD
Ellipsometry
Statistical Process Control
Apply
≈ $162k – $311k per year (Estimated) · In office · 3+ years exp · Master's Degree · San Jose
Python
C++
AI/ML
Reinforcement Learning
Diffusion Models
AI Agents
LLM
Multi-Agent Systems
Machine Learning
Apply
≈ $175k – $322k per year (Estimated) · In office · San Jose
AI/ML
Machine Learning
Chips/EDA
Vitis
Apply
$75k – $250k per year · In office · 5+ years exp · Bachelor's Degree · San Jose
Apply
$120k – $140k per year · In office · 5+ years exp · Bachelor's Degree · San Jose
Apply
See all jobs
This is one of many
2,014,532 more open roles from verified company boards, updated every day.