{"id":3387827,"url":"https://alion.io/job/amd-rtl-design-engineer-pcie","title":"RTL Design Engineer - PCIe","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"B","score":78,"open_postings":167,"ghost_share":0,"stale_share":0.898,"repost_share":0,"time_to_fill_p50_days":34,"computed_at":"2026-10-30T05:48:23Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hyderabad, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":17500,"max_usd":47000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":18},"experience_years_min":5,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[],"status":"live","first_seen_at":"2026-10-28T05:04:00Z","employer_posted_date":"2026-10-28","last_verified_at":"2026-10-30T04:07:40Z","board_verified":true,"closed_at":null,"days_open":2,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":2},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.\nWhether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.\nTHE ROLE\nWe are seeking talented SoC Architects / Senior SoC Architects to join our SOC Architecture team and contribute to the architecture and development of next-generation complex SoCs. In this role, you will work with senior architects and cross-functional engineering teams to define SoC architecture, subsystem requirements, interfaces, data flows, and implementation specifications.\nThe positions are open in both Hyderabad and Bangalore, with Hyderabad as the preferred location.\nWe are open to candidates with strong experience in any one of the areas like SoC Architecture, Micro-architecture, RTL Design, SoC Design & Integration, or Design Verification, who demonstrate strong system-level understanding and are interested in driving broader SoC architecture responsibilities.\nExperience in one or more key SoC domains such as High Speed Pherpherals like PCIe, Ethernet/Networking, Functional Safety, Hardware Security, SoC Debug/RAS, or CPU/X86 or ARM Processor, CMN mesh, NOC Subsystems is highly desirable.\nTHE PERSON\nYou have a passion for understanding and designing modern, complex heterogeneous SoCs and enjoy solving problems that span multiple IPs and engineering disciplines.\nYou have strong analytical and problem-solving skills and are comfortable collaborating with architecture, design, verification, physical design, firmware/software, and other cross-functional teams.\nYou are able to understand complex technical problems, evaluate architectural trade-offs, communicate clearly across teams, and drive issues toward technically sound solutions.\nYou may already be working as an architect, or you may be a strong micro-architecture, RTL, integration, or verification engineer looking to expand into SoC architecture ownership.\nKEY RESPONSIBILITIES\nDefine and develop SoC and subsystem architecture in collaboration with architecture and engineering teams.\nTranslate product and system requirements into architecture requirements, interfaces, data flows and implementation specifications.\nPerform early-stage architecture analysis and evaluate performance, power and area (PPA) trade-offs.\nDrive architectural decisions across processors, memory subsystems, interconnects, high-speed interfaces and SoC infrastructure.\nDevelop and review architecture specifications, block/interface requirements and system-level design documentation.\nParticipate in SoC integration, architecture reviews and resolution of cross-IP/subsystem dependencies and design issues.\nContribute to areas such as clock/reset architecture, power management, interrupts, address mapping, memory architecture, security, debug and system-level connectivity, depending on the candidate's expertise.\nPREFERRED EXPERIENCE\nCandidates should have strong expertise in one or more of the following areas:\nSoC Architecture / System Architecture\nMicro-architecture /RTL Design\nSoC Design Integration & Verification\nA strong technical background in at least one of the following domains is highly desirable:\nPCIe / High-Speed I/O\nEthernet / Networking (Ethernet)\nFunctional Safety and Hardware Security\nSoC Debug / Trace / RAS\nCPU / Processor Subsystems\nACADEMIC CREDENTIALS\nBS/MS in Electrical Engineering, Computer Engineering, Electronics Engineering, Computer Science, or a related discipline.\n5+ years of relevant experience in SoC architecture, micro-architecture, RTL design, SoC integration or verification\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nTHE ROLE\nWe are seeking talented SoC Architects / Senior SoC Architects to join our SOC Architecture team and contribute to the architecture and development of next-generation complex SoCs. In this role, you will work with senior architects and cross-functional engineering teams to define SoC architecture, subsystem requirements, interfaces, data flows, and implementation specifications.\nThe positions are open in both Hyderabad and Bangalore, with Hyderabad as the preferred location.\nWe are open to candidates with strong experience in any one of the areas like SoC Architecture, Micro-architecture, RTL Design, SoC Design & Integration, or Design Verification, who demonstrate strong system-level understanding and are interested in driving broader SoC architecture responsibilities.\nExperience in one or more key SoC domains such as High Speed Pherpherals like PCIe, Ethernet/Networking, Functional Safety, Hardware Security, SoC Debug/RAS, or CPU/X86 or ARM Processor, CMN mesh, NOC Subsystems is highly desirable.\nTHE PERSON\nYou have a passion for understanding and designing modern, complex heterogeneous SoCs and enjoy solving problems that span multiple IPs and engineering disciplines.\nYou have strong analytical and problem-solving skills and are comfortable collaborating with architecture, design, verification, physical design, firmware/software, and other cross-functional teams.\nYou are able to understand complex technical problems, evaluate architectural trade-offs, communicate clearly across teams, and drive issues toward technically sound solutions.\nYou may already be working as an architect, or you may be a strong micro-architecture, RTL, integration, or verification engineer looking to expand into SoC architecture ownership.\nKEY RESPONSIBILITIES\nDefine and develop SoC and subsystem architecture in collaboration with architecture and engineering teams.\nTranslate product and system requirements into architecture requirements, interfaces, data flows and implementation specifications.\nPerform early-stage architecture analysis and evaluate performance, power and area (PPA) trade-offs.\nDrive architectural decisions across processors, memory subsystems, interconnects, high-speed interfaces and SoC infrastructure.\nDevelop and review architecture specifications, block/interface requirements and system-level design documentation.\nParticipate in SoC integration, architecture reviews and resolution of cross-IP/subsystem dependencies and design issues.\nContribute to areas such as clock/reset architecture, power management, interrupts, address mapping, memory architecture, security, debug and system-level connectivity, depending on the candidate's expertise.\nPREFERRED EXPERIENCE\nCandidates should have strong expertise in one or more of the following areas:\nSoC Architecture / System Architecture\nMicro-architecture /RTL Design\nSoC Design Integration & Verification\nA strong technical background in at least one of the following domains is highly desirable:\nPCIe / High-Speed I/O\nEthernet / Networking (Ethernet)\nFunctional Safety and Hardware Security\nSoC Debug / Trace / RAS\nCPU / Processor Subsystems\nACADEMIC CREDENTIALS\nBS/MS in Electrical Engineering, Computer Engineering, Electronics Engineering, Computer Science, or a related discipline.\n5+ years of relevant experience in SoC architecture, micro-architecture, RTL design, SoC integration or verification\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":9262,"description_truncated":false,"requirements":{"experience_years_min":5,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-28T08:32:14Z"}],"visa":[],"liveness":{"score":63,"band":"ok","label":"Likely open","p_open":1,"p_active":0.632,"p_room":1,"age_days":2,"expected_fill_days":34,"reasons":["conf:1","stale_co","velocity","win:early","comp:brand"],"computed_at":"2026-10-30T05:48:23Z"},"pay":null,"html_url":"https://alion.io/job/amd-rtl-design-engineer-pcie","json_url":"https://alion.io/job/amd-rtl-design-engineer-pcie.json","meta":{"generated_at":"2026-10-30T07:14:31Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":10270,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-31T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-rtl-design-engineer-pcie"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-rtl-design-engineer-pcie"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-rtl-design-engineer-pcie"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-rtl-design-engineer-pcie\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-rtl-design-engineer-pcie"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":3387827}},{"tool":"search_jobs","arguments":{"company":"amd.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":3387827},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}