{"id":2911977,"url":"https://alion.io/job/amd-rtl-digital-design-engineer","title":"RTL Digital Design Engineer","company":{"id":93,"name":"AMD","domain":"amd.com","url":"https://alion.io/company/amd","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"B","score":75,"open_postings":162,"ghost_share":0,"stale_share":0.994,"repost_share":0,"time_to_fill_p50_days":29,"computed_at":"2026-10-25T05:49:26Z"}},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Vancouver, Canada"],"countries":["CA"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":69000,"max_usd":137000,"period":"year","method":"role_country_seniority_unknown","sample_n":146},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":true},{"name":"Verilog","optional":true}],"status":"live","first_seen_at":"2026-07-23T21:02:00Z","employer_posted_date":"2026-10-20","last_verified_at":"2026-10-25T13:31:37Z","board_verified":true,"closed_at":null,"days_open":93,"trust":{"level":"stale","repost_count":0,"flags":["stale"],"days_open":93},"description":"ADVANCE YOUR CAREER. ADVANCE THE WORLD.\nAt AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.\nAMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger - technology that moves the world forward.\n THE ROLE:\nAMD is looking for a highly motivated Digital Design Engineer to join our team developing next-generation PCI Express (PCIe) IP that powers AMD's industry-leading server, client, GPU, and semi-custom products. In this role, you will contribute to all aspects of ASIC RTL design, from architecture definition and microarchitecture development through implementation, verification support, and post-silicon bring-up. You will collaborate with a talented global team to create innovative, high-performance, and power-efficient designs that enable cutting-edge computing solutions.\nTHE PERSON:\nThe ideal candidate is a passionate and detail-oriented engineer who enjoys solving complex technical challenges and delivering high-quality results. You are driven by continuous learning, thrive in collaborative environments, and take ownership of your work from concept to completion. You communicate effectively across cross-functional teams and demonstrate a strong commitment to innovation, execution, and engineering excellence.\nKey characteristics for success include:\nStrong problem-solving and analytical skills with a focus on quality and execution.\nSelf-motivated learner with the ability to quickly acquire new technical skills.\nCollaborative team player who can also work independently with minimal guidance.\nEffective communicator capable of clearly presenting technical concepts and ideas.\nCreative thinker with a passion for innovation and attention to detail.\nCommitted to meeting project milestones while maintaining engineering rigor.\nKEY RESPONSIBILITIES:\nDesign and develop RTL for AMD's PCI Express (PCIe) IP used across next-generation server, client, GPU, and semi-custom products.\nPartner with architects and design teams to define and implement innovative microarchitectural features.\nDrive high-quality RTL development with focus on timing closure, CDC analysis, lint compliance, and overall design robustness.\nImplement and optimize low-power design techniques while maintaining performance and functionality targets.\nCollaborate with verification engineers to support simulation, debug, validation, and issue resolution throughout the project lifecycle.\nParticipate in silicon bring-up activities and contribute to debugging post-silicon and customer-reported issues.\nSupport design reviews and continuously improve design methodologies and development processes.\nPREFERRED EXPERIENCE:\nExtensive experience in ASIC/SoC digital design and RTL development using Verilog/SystemVerilog.\nStrong understanding of synchronous digital design principles and multi-clock domain implementations.\nHands-on experience with lint, CDC, and timing analysis methodologies and tools.\nExperience creating or contributing to technical specifications and microarchitecture documentation.\nKnowledge of low-power design techniques and ASIC design flows.\nFamiliarity with silicon validation and hardware debug using lab equipment such as logic analyzers and oscilloscopes.\nUnderstanding of high-speed interface protocols such as PCI Express (PCIe), USB, SATA, Ethernet, or similar technologies.\nExperience collaborating across architecture, verification, physical design, and silicon validation teams.\nACADEMIC CREDENTIALS:\nBachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, Engineering Science, or a related field.\nMaster's degree preferred.\nLOCATION:\nVancouver, British Columbia, Canada\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.\nTHE ROLE:\nAMD is looking for a highly motivated Digital Design Engineer to join our team developing next-generation PCI Express (PCIe) IP that powers AMD's industry-leading server, client, GPU, and semi-custom products. In this role, you will contribute to all aspects of ASIC RTL design, from architecture definition and microarchitecture development through implementation, verification support, and post-silicon bring-up. You will collaborate with a talented global team to create innovative, high-performance, and power-efficient designs that enable cutting-edge computing solutions.\nTHE PERSON:\nThe ideal candidate is a passionate and detail-oriented engineer who enjoys solving complex technical challenges and delivering high-quality results. You are driven by continuous learning, thrive in collaborative environments, and take ownership of your work from concept to completion. You communicate effectively across cross-functional teams and demonstrate a strong commitment to innovation, execution, and engineering excellence.\nKey characteristics for success include:\nStrong problem-solving and analytical skills with a focus on quality and execution.\nSelf-motivated learner with the ability to quickly acquire new technical skills.\nCollaborative team player who can also work independently with minimal guidance.\nEffective communicator capable of clearly presenting technical concepts and ideas.\nCreative thinker with a passion for innovation and attention to detail.\nCommitted to meeting project milestones while maintaining engineering rigor.\nKEY RESPONSIBILITIES:\nDesign and develop RTL for AMD's PCI Express (PCIe) IP used across next-generation server, client, GPU, and semi-custom products.\nPartner with architects and design teams to define and implement innovative microarchitectural features.\nDrive high-quality RTL development with focus on timing closure, CDC analysis, lint compliance, and overall design robustness.\nImplement and optimize low-power design techniques while maintaining performance and functionality targets.\nCollaborate with verification engineers to support simulation, debug, validation, and issue resolution throughout the project lifecycle.\nParticipate in silicon bring-up activities and contribute to debugging post-silicon and customer-reported issues.\nSupport design reviews and continuously improve design methodologies and development processes.\nPREFERRED EXPERIENCE:\nExtensive experience in ASIC/SoC digital design and RTL development using Verilog/SystemVerilog.\nStrong understanding of synchronous digital design principles and multi-clock domain implementations.\nHands-on experience with lint, CDC, and timing analysis methodologies and tools.\nExperience creating or contributing to technical specifications and microarchitecture documentation.\nKnowledge of low-power design techniques and ASIC design flows.\nFamiliarity with silicon validation and hardware debug using lab equipment such as logic analyzers and oscilloscopes.\nUnderstanding of high-speed interface protocols such as PCI Express (PCIe), USB, SATA, Ethernet, or similar technologies.\nExperience collaborating across architecture, verification, physical design, and silicon validation teams.\nACADEMIC CREDENTIALS:\nBachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, Engineering Science, or a related field.\nMaster's degree preferred.\nLOCATION:\nVancouver, British Columbia, Canada\nBenefits offered are described: AMD benefits at a glance.\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.\n\nThis posting is for an existing vacancy.","description_format":"text","description_chars":9483,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":true},"security_clearance":false,"languages":[]},"benefits":["Continuous learning"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-20T09:44:57Z"}],"visa":[],"liveness":{"score":6,"band":"cold","label":"Long shot","p_open":1,"p_active":0.218,"p_room":0.28,"age_days":93,"expected_fill_days":29,"reasons":["conf:0","stale_co","velocity","win:tail","crowd:brand"],"computed_at":"2026-10-25T05:49:26Z"},"pay":null,"html_url":"https://alion.io/job/amd-rtl-digital-design-engineer","json_url":"https://alion.io/job/amd-rtl-digital-design-engineer.json","meta":{"generated_at":"2026-10-25T14:52:41Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":21436,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-26T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":93},"rest":"https://alion.io/mcp/rest/get_company?id=93"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Famd-rtl-digital-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Famd-rtl-digital-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Famd-rtl-digital-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/amd-rtl-digital-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Famd-rtl-digital-design-engineer"}]}