1,886,282open jobs
110,701companies
256,296added this week
Browse all
Salary
≈ $141k – $257k per year (Estimated)
Location
In office (Durham, Austin)
Seniority
Staff · 8+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 21, 2026. First seen by Alion on Oct 7, 2026. Analog Devices scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Analog Devices designs signal processing, power management and sensing semiconductors. Its data converters and amplifiers are staples of industrial automation, automotive and communications systems. The company expanded significantly through the acquisitions of Linear Technology and Maxim Integrated.
Backed by NEA

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

Staff Digital Design Engineer

About the Role

As a Staff Digital Design Engineer in the Digital Business Unit, you will lead complex ASIC design projects and provide technical leadership for system-level architecture. Working with an experienced, cross-functional team, you will translate customer and system requirements into robust digital implementations for advanced technologies spanning AI datacenter power control, next-generation memory-test solutions, industrial automation, and consumer audio and health-monitoring products. You will influence product direction, guide methodology improvements, and lead small technical teams from architecture through implementation and signoff.

Key Responsibilities

· Define and develop system-level architectures and microarchitectures for complex digital ASIC designs

· Design synthesizable SystemVerilog RTL for functions such as arithmetic DSP, algorithm accelerators, serial interfaces, and processor-subsystem memory and bus controllers

· Lead design simulation, debug, integration, and technical reviews for complex digital design projects

· Define constraints and drive synthesis, static timing analysis, lint, CDC, and related implementation and signoff flows using industry-leading CAD tools

· Partner with physical design engineers, provide implementation guidance, and monitor IC layout progress through closure

· Collaborate with system engineers to interpret customer specifications and translate them into clear, verifiable design requirements

· Work with firmware and API engineers to define logic configurations, use cases, and hardware-software debug strategies

· Guide methodology improvements and best practices across the organization

· Influence product direction and technical roadmaps through sound engineering judgment and tradeoff analysis

· Mentor engineers, lead small technical teams, and help develop technical talent

Must Have Skills

· ASIC and RTL Design - Deep experience designing complex digital logic for ASICs, including synthesizable SystemVerilog RTL

· System Architecture - Expert ability to define, partition, and implement complex digital system architectures and microarchitectures

· Design and Signoff Flows - Hands-on experience with simulation and debug, synthesis, static timing analysis, constraints, and related front-end quality checks

· Technical Leadership - Demonstrated ability to set technical direction, lead design reviews, resolve complex issues, and guide engineering teams

· Multi-Domain Expertise - Deep knowledge across multiple technical domains relevant to digital design, integration, and hardware-software interaction

· Methodology Expertise - Authority in digital design methodologies with the ability to improve quality, efficiency, reuse, and predictability

· Cross-Functional Collaboration - Strong verbal and written communication skills and a proven ability to collaborate across system, verification, physical design, firmware, and product teams

Preferred Education and Experience

· Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field; a Master's degree or PhD is preferred

· Typically 8-12 years of relevant digital design experience, including substantial ASIC development experience

· Demonstrated success delivering digital designs through architecture, RTL implementation, verification, synthesis, timing closure, and physical-design collaboration

· Basic understanding of how to use AI for coding and scripting

Why You Will Love Working Here

At Analog Devices, you'll have the opportunity to drive innovation and shape the future of technology. We foster an environment that empowers technical thought leadership, strategic influence, and the chance to mentor the next generation of engineers. You'll collaborate with industry experts to solve complex challenges that push the boundaries of what's possible.

Our competitive compensation, comprehensive benefits, and focus on professional growth support your career journey. At ADI, you will have opportunities to make a company-wide impact and contribute to technologies that transform industries, from healthcare to automotive and beyond. Join us to advance your career at the forefront of semiconductor innovation.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position - except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) - may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

EEO is the Law: Notice of Applicant Rights Under the Law.

Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,886,282 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Durham
≈ $207k – $378k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Sunnyvale
Python
SystemVerilog
Perl
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys SpyGlass
Apply
≈ $207k – $378k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Menlo Park
C++
AI/ML
Context Engineering
DevOps
RTOS
Linux
Chips/EDA
JTAG Debuggers
IoT
FreeRTOS
Apply
≈ $250k – $456k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Santa Clara
Python
Apply
≈ $210k – $382k per year (Estimated) • In office • 10+ years exp • Beaverton
Python
SystemVerilog
MATLAB
Chips/EDA
Synopsys PrimeTime
Apply
≈ $231k – $421k per year (Estimated) • In office • 10+ years exp • Austin
Chips/EDA
Ansys RedHawk
Cadence Allegro
Apply
Remote (United States) • Nationals only • Contractor
SystemVerilog
Chips/EDA
UVM
Apply
$107k – $134k per year • In office • Full-Time • Bachelor's Degree • Cambridge
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
CI/CD
Apply
≈ $250k – $456k per year (Estimated) • In office • 10+ years exp • Master's Degree • Sunnyvale
Python
C++
SystemVerilog
Perl
SystemC
MATLAB
DevOps
Wi-Fi
Apply
≈ $219k – $399k per year (Estimated) • In office • 10+ years exp • Master's Degree • Beaverton
Python
C++
SystemVerilog
Perl
SystemC
MATLAB
DevOps
Wi-Fi
Apply
$14k per year • Remote (United States) • Full-Time • 10+ years exp • Bachelor's Degree
Python
SystemVerilog
AI/ML
Machine Learning
DevOps
Linux
Chips/EDA
Synopsys Fusion Compiler
Synopsys Verdi
Synopsys PrimePower
Apply
$157k – $227k per year • In office • Full-Time • 10+ years exp • Master's Degree • Austin • San Jose
SystemVerilog
Chips/EDA
UVM
Apply
$125k – $181k per year • Remote (United States) • Full-Time • 8+ years exp • Colorado Springs • Durham
Python
Verilog
C++
SystemVerilog
Apply
$131k – $190k per year • In office • Full-Time • 10+ years exp • Wilmington
Python
SystemVerilog
MATLAB
Apply
≈ $121k – $220k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Austin • Durham
Python
Verilog
SystemVerilog
Perl
AI/ML
Quantization
Chips/EDA
UVM
Apply
$96k – $131k per year • In office • Full-Time • Bachelor's Degree • Wilmington
Apply
$173k – $273k per year • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Cramlington • Durham • Prague
Databases
Databricks
AI/ML
Machine Learning
Management
Agile
Apply
≈ $65k – $127k per year (Estimated) • Equity • Hybrid • Full-Time • 8+ years exp • Durham
QA
Rest-Assured
Apply
≈ $54k – $113k per year (Estimated) • Equity • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • Durham
Analytics
Microsoft Excel
Apply
≈ $36k – $77k per year (Estimated) • In office • 1+ year exp • High School Diploma • Durham
Apply
≈ $64k – $152k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Durham
Design
AutoCAD
Management
Kanban
Microsoft Office
Apply
See all jobs
This is one of many
1,886,282 more open roles from verified company boards, updated every day.