{"id":2134867,"url":"https://alion.io/job/apple-cellular-asic-design-engineer-2","title":"Cellular ASIC Design Engineer","company":{"id":12,"name":"Apple","domain":"apple.com","url":"https://alion.io/company/apple","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Apple Jobs","truth_index":{"grade":"A","score":89,"open_postings":812,"ghost_share":0,"stale_share":0.222,"repost_share":0.004,"time_to_fill_p50_days":90,"computed_at":"2026-11-07T05:47:08Z"}},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Austin, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":161000,"max_usd":364000,"period":"year","method":"role_country_seniority_unknown","sample_n":3123},"experience_years_min":10,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Ansys RedHawk","optional":false},{"name":"C++","optional":false},{"name":"Cadence AFS","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"Synopsys FineSim","optional":false},{"name":"Synopsys HSPICE","optional":false},{"name":"Unix","optional":false}],"status":"live","first_seen_at":"2026-04-15T02:57:40Z","employer_posted_date":"2026-11-05","last_verified_at":"2026-11-07T16:43:49Z","board_verified":true,"closed_at":null,"days_open":206,"trust":{"level":"ok","repost_count":0,"flags":[],"days_open":206},"description":"Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It’s the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something - you’ll add something.\nDo you excel at crafting elegant solutions to complex challenges? Do you naturally prioritize the significance of every detail? As a member of our Hardware Technologies group, you'll contribute to designing, optimizing, and manufacturing our next-generation, high-performance, power-efficient cellular chips and system-on-chips (SoC). Your role will be pivotal in ensuring that Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. By joining this group, you'll be responsible for developing and building the technology that powers Apple's devices. We invite you to join us in delivering the next groundbreaking Apple products!\nDescription\nAs a Cellular ASIC Design Engineer, you'll develop and optimize design and implementation methodology for integrated circuits across multiple focus areas including area efficiency, power optimization, and design technology co-optimization. You'll design innovative products at the block/IP-level and system-level in advanced process technologies (3nm, 2nm and beyond).\nYour primary responsibilities will involve developing best-in-methodologies for optimizing Power, Performance, Area, and Cost efficiency metrics through various approaches:\nDESIGN FLOW & METHODOLOGY DEVELOPMENT:\n- Establish design guidelines, methodologies, and standards for synthesis, place-and-route, timing closure, and signoff processes\n- Develop and optimize EDA tool flows including synthesis tools (DC/DCT/DCG/Genus/Oasis), P&R tools (ICC2/Fusion/Innovus/Aprisa), and signoff tools (PT/PT-SI/Tempus)\n- Drive timing convergence process improvements across design teams to enhance design PPA and yield\n- Create and maintain comprehensive design flows, scripts, and automation tools to improve design productivity and reduce turnaround time\nPHYSICAL DESIGN & IMPLEMENTATION:\n- Identify utilization bottlenecks in physical design and develop architectural, design, and implementation-level solutions to improve utilizations\n- Work with physical design teams on timing closure, collaborating with CAD teams, IP teams and Design Technology teams for flow scripts/tools development and validation\n- Understand RTL to GDS digital flow and provide hands-on contribution for timing signoff of complex SOCs\nANALYSIS & VALIDATION:\n- Perform design technology co-optimization analysis, including optimal operating point analysis for performance/power curves and identification of scaling trends and bottlenecks in advanced technology nodes\n- Conduct Spice simulations (Hspice/Finesim/AFS/Spectre/Infinisim) for PVT corners validation and STA vs spice correlation\n- Perform timing package validation across advanced process technologies and timing signoff specification development\n- Conduct in-depth analysis of design databases and silicon validation data to identify critical issues and improve overall design metrics\n- Understand intricate timing paths (digital, analog, mixed signal) and timing constraints, providing solutions as required\nPOWER & PERFORMANCE OPTIMIZATION:\n- Develop and implement voltage scaling and power optimization methodologies including clock gating, power gating, and dynamic voltage/frequency scaling techniques\n- Use power analysis tools (RedHawk/SeaHawk/Voltus) for comprehensive power signoff and optimization\n- Facilitate and drive STA methodology improvements using industry-leading timing tools and ECO methodologies\nMULTI-FUNCTIONAL COLLABORATION:\n- Collaborate closely with technology and IP teams to enhance efficiency through custom and semi-custom IP development\n- Work closely with process technology, front-end design, physical implementation, CAD, and multi-functional teams to develop innovative solutions\n- Support advanced process technology bring-up from PDK to VLSI design production\n- Drive DFT (Design for Test) methodology improvements including scan insertion, ATPG, and built-in self-test strategies\nTECHNICAL LEADERSHIP:\n- Stay ahead of industry trends and emerging technologies to continuously improve design methodologies\n- Apply strong programming skills (Python, Perl, TCL, Unix shell, C/C++) for methodology automation and enhancement\n- Apply ML modeling experience for advanced design optimization and predictive analysis\nMinimum Qualifications\nMinimum BS and 10+ years of relevant industry experience.\nVLSI background with hands-on experience in RTL to GDSII flows.\nPrior experience in doing Power, Performance, Area and Cost optimizations for SoCs.\nExperience with SoC power flows & Vmin optimization.\nExperience with Design Technology Co-optimization, identifying and solving scaling bottlenecks in new technology nodes.\nRapid prototyping and scripting of methodologies and test chip block implementation.\nPreferred Qualifications\nSolid understanding of Physical Design challenges, proficiency with synthesis, place and route tools, and implementation exploration.\nExperience with Metal stack optimizations.\nExperience performing Early Tech node analysis to identify implementation bottlenecks.\nDesign Technology Co-optimization expertise.\nStrong analytical skills and ability to identify and communicate high return on investment opportunities.\nAbility to apply data science and ML analytics for Frontend and Backend databases, as well as post-silicon data, to identify trends & patterns and fine-tune implementation methodologies.","description_format":"text","description_chars":6002,"description_truncated":false,"requirements":{"experience_years_min":10,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Operating Systems","Laptops","Smartwatches & Fitness Trackers","Tablets"],"lifecycle":[{"event":"open","at":"2026-10-09T01:28:51Z"},{"event":"close","at":"2026-10-09T01:39:59Z"},{"event":"reopen","at":"2026-10-09T06:17:28Z"},{"event":"close","at":"2026-10-11T12:23:15Z"},{"event":"reopen","at":"2026-10-11T15:08:15Z"},{"event":"close","at":"2026-10-11T23:11:48Z"},{"event":"reopen","at":"2026-10-12T02:31:52Z"},{"event":"close","at":"2026-10-12T11:04:10Z"},{"event":"reopen","at":"2026-10-12T17:08:32Z"},{"event":"close","at":"2026-10-19T23:56:35Z"},{"event":"reopen","at":"2026-10-20T10:57:22Z"},{"event":"close","at":"2026-10-20T15:30:45Z"},{"event":"reopen","at":"2026-10-21T10:28:12Z"},{"event":"close","at":"2026-10-21T16:58:38Z"},{"event":"reopen","at":"2026-10-22T04:58:48Z"},{"event":"close","at":"2026-10-23T12:04:11Z"},{"event":"reopen","at":"2026-10-23T21:40:28Z"},{"event":"close","at":"2026-10-29T14:06:45Z"},{"event":"reopen","at":"2026-10-29T18:57:38Z"},{"event":"close","at":"2026-11-03T06:46:23Z"},{"event":"reopen","at":"2026-11-03T11:34:00Z"},{"event":"close","at":"2026-11-04T20:23:34Z"},{"event":"reopen","at":"2026-11-05T01:01:35Z"}],"visa":[{"country":"US","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"H-1B filings in 12 months: 6,350 · green card filings: 39","filings_12m":6350,"filings_prev_12m":6528,"green_card_filings_12m":39,"median_offered_wage_usd":177313,"route":null,"cap_exempt":false,"checked_at":"2026-11-07T07:57:00+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":1366}],"liveness":{"score":23,"band":"cold","label":"Long shot","p_open":1,"p_active":0.826,"p_room":0.28,"age_days":206,"expected_fill_days":90,"reasons":["conf:1","urgency","velocity","win:tail","crowd:brand"],"computed_at":"2026-11-07T05:47:08Z"},"pay":null,"html_url":"https://alion.io/job/apple-cellular-asic-design-engineer-2","json_url":"https://alion.io/job/apple-cellular-asic-design-engineer-2.json","meta":{"generated_at":"2026-11-07T16:50:17Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":24115,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-08T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":12},"rest":"https://alion.io/mcp/rest/get_company?id=12"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fapple-cellular-asic-design-engineer-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fapple-cellular-asic-design-engineer-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fapple-cellular-asic-design-engineer-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/apple-cellular-asic-design-engineer-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fapple-cellular-asic-design-engineer-2"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":2134867}},{"tool":"search_jobs","arguments":{"company":"apple.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":2134867},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}