{"id":2655160,"url":"https://alion.io/job/apple-soc-design-verification-engineer-2","title":"SOC Design Verification Engineer","company":{"id":12,"name":"Apple","domain":"apple.com","url":"https://alion.io/company/apple","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Apple Jobs","truth_index":{"grade":"B","score":80,"open_postings":987,"ghost_share":0,"stale_share":0.805,"repost_share":0,"time_to_fill_p50_days":47,"computed_at":"2026-10-17T05:46:00Z"}},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["San Diego, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":252000,"max_usd":456000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":492},"experience_years_min":10,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"Verilog","optional":false},{"name":"C++","optional":true},{"name":"Cadence JasperGold","optional":true},{"name":"Perl","optional":true},{"name":"Python","optional":true},{"name":"Wi-Fi","optional":true}],"status":"live","first_seen_at":"2026-10-15T21:11:43Z","employer_posted_date":"2026-10-15","last_verified_at":"2026-10-17T07:58:26Z","board_verified":true,"closed_at":null,"days_open":1,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":1},"description":"Apple’s wireless chip powers connectivity across every new iPhone - and its successor is already taking shape. Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization owns every aspect of wireless silicon development, with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level. It is driven by a world-class, vertically integrated team spanning RF/Analog, Systems/PHY/MAC, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. As a Wireless SOC Design Verification Engineer, you’ll be at the heart of the chip design effort - owning a meaningful verification scope and growing it project to project.\nDescription\nYou’ll be responsible for pre-silicon RTL verification at the block, subsystem, and top-level SOC, taking your scope from test planning through coverage closure and signoff. Working closely with architects, designers, and firmware engineers, you’ll build reusable testbenches and verification environments using modern, metric-driven methodology. Areas you may work on include the Power Management Unit, CPU subsystem, DMA, on-chip debug infrastructure, PCIe, bus fabric, boot and secure-boot sequencing, MAC-PHY Verification, Radio integration, and peripherals such as SPI - choosing simulation, formal, or whichever approach the design actually calls for. Low power is part of your scope wherever it shows up: you’ll verify power intent using UPF within your area.\nOver time, you can grow deeper into the IPs and subsystems you know best, or broader - across IPs and up from block level to full SOC integration. The team is also pushing hard on AI-assisted verification, and you’ll help figure out where it fits best: test generation, debug, coverage closure, or all the above.\nMinimum Qualifications\nBS and a minimum of 10 years relevant industry experience.\nHands-on experience across the verification cycle: test planning, testbench implementation, test creation and debug, and coverage closure.\nStrong SystemVerilog and Verilog skills, with solid working knowledge of UVM.\nSolid problem-solving and debugging skills with constrained-random verification.\nUnderstanding of digital logic design, SOC architecture, and microarchitecture.\nPreferred Qualifications\nExperience taking at least one ASIC/SOC from concept through tape-out.\nVerification experience with PCIe, bus fabric/NOC, or AHB/AXI-based architectures in a UVM environment.\nExperience verifying IP or top-level integration for a WiFi or Bluetooth SOC, or knowledge of wireless protocols.\nExperience with low-power verification, UPF, boot-up, power-cycling, and HW/FW interaction.\nExperience with SystemVerilog Assertions (SVA) and/or formal tools (e.g., JasperGold).\nExperience defining coverage space and writing coverage models.\nExperience with embedded CPU verification; programming in C/C++ or assembly.\nScripting in Python or Perl; interest in applying AI/ML to verification workflows\nGreat teammate with excellent communication skills and the desire to take on diverse challenges.","description_format":"text","description_chars":3146,"description_truncated":false,"requirements":{"experience_years_min":10,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","Operating Systems","Smartwatches & Fitness Trackers","Tablets"],"lifecycle":[{"event":"open","at":"2026-10-15T22:41:01Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 6,350 · green card filings: 37","filings_12m":6350,"filings_prev_12m":6527,"green_card_filings_12m":37,"median_offered_wage_usd":177355,"route":null,"cap_exempt":false,"checked_at":"2026-10-15T11:24:14+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":1366}],"liveness":{"score":76,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.765,"p_room":1,"age_days":1,"expected_fill_days":47,"reasons":["conf:1","stale_co","wave","urgency","velocity","win:early","comp:brand"],"computed_at":"2026-10-17T05:46:00Z"},"pay":null,"html_url":"https://alion.io/job/apple-soc-design-verification-engineer-2","json_url":"https://alion.io/job/apple-soc-design-verification-engineer-2.json","meta":{"generated_at":"2026-10-17T10:25:51Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":13619,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-18T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":12},"rest":"https://alion.io/mcp/rest/get_company?id=12"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fapple-soc-design-verification-engineer-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fapple-soc-design-verification-engineer-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fapple-soc-design-verification-engineer-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/apple-soc-design-verification-engineer-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fapple-soc-design-verification-engineer-2"}]}