{"id":2994152,"url":"https://alion.io/job/apple-soc-full-chip-dv-engineer-3","title":"SoC Full Chip DV Engineer","company":{"id":12,"name":"Apple","domain":"apple.com","url":"https://alion.io/company/apple","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Apple Jobs","truth_index":{"grade":"A","score":94,"open_postings":607,"ghost_share":0.002,"stale_share":0.005,"repost_share":0.082,"time_to_fill_p50_days":149,"computed_at":"2026-11-14T05:58:10Z"}},"role":"Hardware","role_family":"Hardware","seniority":"middle","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Cupertino, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":160000,"max_usd":310000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":609},"experience_years_min":3,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":true},{"name":"Python","optional":true},{"name":"SystemVerilog","optional":true},{"name":"UVM","optional":true},{"name":"Verilog","optional":true}],"status":"live","first_seen_at":"2026-04-10T16:52:12Z","employer_posted_date":"2026-11-14","last_verified_at":"2026-11-15T01:40:48Z","board_verified":true,"closed_at":null,"days_open":218,"trust":{"level":"ok","repost_count":2,"flags":[],"days_open":218},"description":"Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new insights have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to our job and when you are a part of that team there's no telling what we'll could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job within Apple's Hardware Technology, and we'd love to have you join us.\nDescription\nAs part of a very talented team, we are at the heart of the chip design effort collaborating with all fields (vertical product model)! You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design and architecture specifications and work closely with design & micro-architecture teams. A key component to the job is understanding the functional & performance goals of the design and you use this knowledge to test effectively. You develop test plans; tests & coverage plans as well as define our next generation verification methodology & test benches. It's required that you communicate and collaborate with design, architecture and software to understand the use cases and corner conditions and drive test cases. We also require additional responsibilities such as running and triaging regressions, tracking bugs, and analyzing coverage to achieve top results.\nMinimum Qualifications\nMinimum of BS + 3 years relevant industry experience.\nPreferred Qualifications\nSkilled in many aspects of digital verification such as constrained random verification process, functional coverage, code coverage, assertion methodology & philosophy\nKnowledge of Verilog/SystemVerilog, digital simulation and debug\nKnowledge of computer architecture and digital design fundamentals\nAbility to work independently to deliver the project goals\nExposure to UVM is desired\nExperience with C/C++, assembly is a plus\nExperience with perl, python or similar scripting language\nExcellent interpersonal skills and the dream to take on diverse challenges","description_format":"text","description_chars":2129,"description_truncated":false,"requirements":{"experience_years_min":3,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","Operating Systems","Smartwatches & Fitness Trackers","Tablets"],"lifecycle":[{"event":"open","at":"2026-10-21T10:34:38Z"},{"event":"close","at":"2026-10-21T16:58:38Z"},{"event":"reopen","at":"2026-11-11T11:26:07Z"},{"event":"close","at":"2026-11-11T22:29:36Z"},{"event":"reopen","at":"2026-11-12T10:02:01Z"},{"event":"close","at":"2026-11-12T16:09:35Z"},{"event":"reopen","at":"2026-11-14T20:22:49Z"}],"visa":[{"country":"US","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"H-1B filings in 12 months: 6,350 · green card filings: 39","filings_12m":6350,"filings_prev_12m":6528,"green_card_filings_12m":39,"median_offered_wage_usd":177313,"route":null,"cap_exempt":false,"checked_at":"2026-11-14T07:33:33+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":1366}],"liveness":{"score":25,"band":"fade","label":"Fading","p_open":1,"p_active":0.567,"p_room":0.44,"age_days":218,"expected_fill_days":149,"reasons":["conf:1","repost:2","win:tail","crowd:brand"],"computed_at":"2026-11-15T03:20:50Z"},"pay":null,"html_url":"https://alion.io/job/apple-soc-full-chip-dv-engineer-3","json_url":"https://alion.io/job/apple-soc-full-chip-dv-engineer-3.json","meta":{"generated_at":"2026-11-15T03:20:50Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":6290,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-16T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":12},"rest":"https://alion.io/mcp/rest/get_company?id=12"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fapple-soc-full-chip-dv-engineer-3"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"free","price":{"credits":0,"usd":0},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fapple-soc-full-chip-dv-engineer-3"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fapple-soc-full-chip-dv-engineer-3"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/apple-soc-full-chip-dv-engineer-3\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fapple-soc-full-chip-dv-engineer-3"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":2994152}},{"tool":"search_jobs","arguments":{"company":"apple.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":2994152},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}