{"id":765880,"url":"https://alion.io/job/astera-labs-senior-design-verification-engineer-2","title":"Senior Design Verification Engineer","company":{"id":178069,"name":"Astera Labs","domain":"asteralabs.com","url":"https://alion.io/company/astera-labs-2","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Greenhouse","truth_index":{"grade":"B","score":81,"open_postings":50,"ghost_share":0,"stale_share":0.56,"repost_share":0,"time_to_fill_p50_days":77,"computed_at":"2026-11-08T05:47:12Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"explicit","locations":["Toronto, Canada"],"countries":["CA"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":91000,"max_usd":158000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":74},"experience_years_min":2,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"InfiniBand","optional":false},{"name":"NVLink","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"C","optional":true},{"name":"U-Boot","optional":true}],"status":"live","first_seen_at":"2026-09-11T17:24:40Z","employer_posted_date":"2026-10-17","last_verified_at":"2026-11-08T20:44:02Z","board_verified":true,"closed_at":null,"days_open":58,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":58},"description":"Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.\nRole Overview \nAs a Senior Design Verification Engineer, you will help build and validate complex connectivity silicon that enables the next generation of AI infrastructure. You will develop scalable verification environments, integrate UVM and C/C++ workflows, and partner closely with RTL designers to identify and resolve issues across simulation, co-simulation, and emulation. \nThis is an opportunity to contribute across the verification lifecycle at a hyper-growth connectivity company. Your work will help deliver reliable, high-bandwidth products that connect CPUs, GPUs, memory, storage, and networking devices in rack-scale AI systems. \nKey Responsibilities \nVerification Architecture and Planning \nBuild and maintain UVM-based verification environments using SystemVerilog and C/C++ integration through DPI/PLI. \nTranslate design specifications into verification plans, test strategies, and reusable test sequences. \nDevelop VIP abstraction layers that simplify and scale verification across projects and platforms. \nStimulus, Assertions, and Coverage \nCreate directed and constrained-random tests, transaction-level sequences, and user-controlled random constraints. \nWrite assertions and cover properties, analyze coverage data, and drive closure against verification goals. \nAutomate verification infrastructure and regression workflows using Python or Perl. \n Debug and Cross-Functional Collaboration \nCollaborate with RTL designers and other engineers to isolate, debug, and resolve failures across simulation, co-simulation, and FPGA-based emulation. \nApply third-party verification IP to validate protocols including PCIe, Ethernet, InfiniBand, DDR, NVMe, and USB. \nContribute to technical reviews, communicate verification status clearly, and manage priorities across multiple deliverables. \nBasic Qualifications \nBachelor’s degree in Electrical Engineering or a related field. \n2 - 5 years of experience developing or verifying complex SoC or silicon products. \nHands-on experience with SystemVerilog, UVM, and C/C++ in production verification environments. \nExperience integrating C/C++ with SystemVerilog environments using DPI or PLI. \nExperience developing verification infrastructure and tests in directed and constrained-random environments. \nStrong debugging, prioritization, collaboration, and communication skills. \nAuthorized to work in Canada. \nPreferred Qualifications \nExperience verifying PCIe across the physical, link, and transaction layers. \nExperience with DDR4, DDR5, or HBM memory technologies. \nExperience with FPGA-based verification or emulation. \nExperience verifying Ethernet protocols across the PMA, PCS and MAC layers. \nExperience debugging SoC software, including kernels, device drivers, or U-Boot. \nFamiliarity with verification IP from third-party vendors and protocol-level modeling. \nSelf-directed, adaptable approach with a strong focus on quality, execution, and customer impact. \nWe know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.","description_format":"text","description_chars":4018,"description_truncated":false,"requirements":{"experience_years_min":2,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[{"name":"Canada","iso":"CA","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Servers & Data Center Hardware"],"lifecycle":[{"event":"open","at":"2026-09-11T19:59:11Z"}],"visa":[{"country":"CA","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"Approved LMIA in the last two years","filings_12m":0,"filings_prev_12m":4,"green_card_filings_12m":null,"median_offered_wage_usd":null,"route":null,"cap_exempt":false,"checked_at":"2026-11-08T10:45:15+00:00","sources":["ESDC: employers issued a positive LMIA"],"filings_for_role_12m":0}],"liveness":{"score":46,"band":"ok","label":"Likely open","p_open":1,"p_active":0.617,"p_room":0.75,"age_days":57,"expected_fill_days":77,"reasons":["conf:1","stale_co","velocity","win:late","comp:brand"],"computed_at":"2026-11-08T05:47:12Z"},"pay":null,"html_url":"https://alion.io/job/astera-labs-senior-design-verification-engineer-2","json_url":"https://alion.io/job/astera-labs-senior-design-verification-engineer-2.json","meta":{"generated_at":"2026-11-08T22:20:32Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":46668,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-09T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":178069},"rest":"https://alion.io/mcp/rest/get_company?id=178069"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fastera-labs-senior-design-verification-engineer-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":2,"usd":0.2},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fastera-labs-senior-design-verification-engineer-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fastera-labs-senior-design-verification-engineer-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/astera-labs-senior-design-verification-engineer-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fastera-labs-senior-design-verification-engineer-2"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":765880}},{"tool":"search_jobs","arguments":{"company":"asteralabs.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":765880},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}