1,118,317open jobs
64,475companies
191,030added this week
Browse all
Salary
≈ $19k – $47k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Principal · 8+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 2, 2026. First seen by Alion on Jul 27, 2026. AUMOVIO scores B on the Alion truth index.

Overview
Company
Impact
Profile match
AUMOVIO is a German automotive technology and electronics company that supplies sensor solutions, displays, braking and comfort systems, software and architecture platforms and driver assistance systems, headquartered in Frankfurt am Main. It was spun off from Continental in September 2025 to continue the former Continental Automotive group sector, whose businesses generated 19.6 billion euros in 2024 sales with about 87,000 employees at more than 100 locations. Its openings span apprenticeships and dual study programmes in Germany, internships in Brazil and China, production operators, maintenance technicians, quality engineers, electronics engineers and cybersecurity specialists.

Since its spin-off in September 2025 AUMOVIO continues the business of the former Continental group sector Automotive as an independent company. The technology and electronics company offers a wide-ranging portfolio that makes mobility safe, exciting, connected, and autonomous. This includes sensor solutions, displays, braking and comfort systems as well as comprehensive expertise in software, architecture platforms, and assistance systems for software-defined vehicles. In the fiscal year 2024 the business areas, which now belong to AUMOVIO, generated sales of 19.6 billion Euro. The company is headquartered in Frankfurt, Germany and has about 87.000 employees in more than 100 locations worldwide.

Internal

Digital Design Engineer

Responsibilities

Architect, design, and verify complex digital front-end circuits and systems for FPGA and ASIC implementations, including defining digital design requirements, developing architectural specifications, and coding high-quality HDL modules that meet performance, reliability, and scalability targets.

Execute all assigned tasks with strong focus on reusability, efficiency, and area-optimized design.

Lead/participate in comprehensive design reviews, providing clear, constructive feedback to enhance design robustness, quality, and development efficiency.

Apply mixed-signal understanding (is a strong plus) to ensure smooth integration of digital front-end architectures with analog and mixed-signal components.

Proactively define optimal system and component-level concepts, driving digitization initiatives in close collaboration with engineers from all relevant disciplines.

Collaborate with cross-functional engineering teams (eg. application and system engineers) to establish cost-effective solutions that meet functional, performance, and architectural objectives.

Provide technical guidance and mentorship during reviews and technical discussions, contributing to a culture of engineering excellence.

Continuously refine and enhance digital design methodologies, development workflows, and toolchains to increase productivity and design consistency.

Create and maintain comprehensive digital design documentation, including requirements, architecture descriptions, design specifications, and block-level details.

Document and/or review design processes, verification strategies, test plans, and results in compliance with industry standards and best practices.

Required Qualifications

Master’s or PhD in Electronics Engineering or a related technical field with 6+ years of relevant experience, or a Bachelor’s degree with 8+ years of experience in digital design, SoC integration, or ASIC digital architecture.

Internal

Strong proficiency in hardware description languages (HDLs) such as Verilog and SystemVerilog or VHDL.

Proven track record of delivering complex digital design projects and collaborating effectively across multidisciplinary teams.

Deep expertise in ASIC and FPGA design methodologies, including front-end architecture and implementation flows.

Working knowledge of UVM is a strong plus.

Experience with Design for Testability (DFT) and Design for Manufacturing (DFM) practices, is a plus.

Strong understanding of the digital design flow, including synthesis, simulation, static timing analysis, and related front-end development processes.

Hands-on experience with formal verification tools, such as Siemens Questa Formal and Synopsys Spyglass.

Good understanding of CDC (Clock Domain Crossing), RDC (Reset Domain Crossing), and multi-power-domain design techniques.

B.E/ BTech in E&C (Masters in VLSI recommended)

Ready to take your career to the next level? The future of mobility isn’t just anyone’s job. Make it yours! Join AUMOVIO. Own What’s Next.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,118,317 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $33k – $70k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Bengaluru
Verilog
SystemVerilog
Chips/EDA
UVM
QA
Rest-Assured
Apply
≈ $31k – $66k per year (Estimated) • In office • 11+ years exp • Bachelor's Degree • Bengaluru
SystemVerilog
Chips/EDA
UVM
QA
Rest-Assured
Apply
≈ $29k – $60k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Noida
Perl
Chips/EDA
Ansys RedHawk
QA
Rest-Assured
Apply
≈ $17k – $39k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Bengaluru
Python
C++
Visual Basic
C++
Qt
Apply
≈ $20k – $49k per year (Estimated) • Hybrid • 7+ years exp • Chennai
C++
DevOps
CI/CD
Jenkins
Git
Self-Healing
Linux
Windows
Management
Agile
Apply
≈ $151k – $283k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Chandler
Verilog
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $125k – $288k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Israel
Verilog
SystemVerilog
VHDL
Apply
≈ $20k – $54k per year (Estimated) • In office • Full-Time • Moscow
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
Xilinx Vivado
Apply
$126k – $203k per year • Equity • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • San Jose
Python
SystemVerilog
Perl
Chips/EDA
UVM
Siemens Veloce
Synopsys HAPS
Apply
≈ $90k – $193k per year (Estimated) • Hybrid • Full-Time • 6+ years exp • Bachelor's Degree • Toronto
Verilog
C++
VHDL
DevOps
RTOS
Git
Linux
IoT
FreeRTOS
Apply
$42k – $68k per year • In office • Full-Time • 8+ years exp • Bengaluru
Python
Verilog
Perl
Chips/EDA
Synopsys PrimeTime
Ansys RedHawk
Synopsys PrimePower
Apply
≈ $22k – $52k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Bengaluru
DevOps
AWS
Management
Jira
Agile
Scrum
Waterfall
Apply
In office • Full-Time • 3+ years exp • Bachelor's Degree • Bengaluru
DevOps
AWS
Apply
In office • Full-Time • 3+ years exp • Bachelor's Degree • Bengaluru
DevOps
AWS
Apply
≈ $8k – $20k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Bengaluru
Management
SharePoint
Microsoft Office
Apply
See all jobs
This is one of many
1,118,317 more open roles from verified company boards, updated every day.