{"id":186578,"url":"https://alion.io/job/broadcom-analog-and-mixed-signal-design-engineer","title":"Analog and Mixed Signal Design Engineer","company":{"id":95,"name":"Broadcom","domain":"broadcom.com","url":"https://alion.io/company/broadcom","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"A","score":86,"open_postings":69,"ghost_share":0.014,"stale_share":0.507,"repost_share":0.014,"time_to_fill_p50_days":35,"computed_at":"2026-10-29T05:49:05Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Chandler, United States","Irvine, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":109700,"max":175500,"currency":"USD","period":"year","gross":null,"usd_annual":175500},"salary_estimate":null,"experience_years_min":6,"visa_sponsorship":false,"relocation_package":false,"has_equity":true,"technologies":[{"name":"Cadence Virtuoso","optional":false},{"name":"Cadence Xcelium","optional":false},{"name":"Synopsys HSPICE","optional":false},{"name":"Synopsys PrimeSim","optional":false},{"name":"Synopsys PrimeTime","optional":false},{"name":"Verilog","optional":false},{"name":"Perl","optional":true},{"name":"Python","optional":true}],"status":"live","first_seen_at":"2026-08-25T00:00:00Z","employer_posted_date":"2026-08-25","last_verified_at":"2026-10-29T06:44:16Z","board_verified":true,"closed_at":null,"days_open":65,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":65},"description":"Please Note:\n1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)\n2. If you already have a Candidate Account, please Sign-In before you apply.\nJob Description:\nRole Overview\nBroadcom’s Central Engineering Group is seeking an experienced Mixed-Signal Analog Design Engineer to join our world-class team. In this position, you will design advanced on-die Process, Voltage, and Temperature (PVT) monitoring IP. You will work across a wide range of cutting-edge technologies, including the industry's most advanced process nodes and applications.\nResponsibilities\nCircuit Design & Verification: Design schematic architectures for analog and mixed-signal blocks, including bandgaps, ADCs, DACs, voltage regulators, comparators, and GPIOs.\nLayout & Post-Layout Validation: Supervise layout design and verify post-layout design using SPICE simulations to ensure silicon success.\nDigital Modeling: Build behavioral and gate-level models for IPs and validate functionality through Verilog simulations.\n IP Delivery & Documentation: Create standard EDA tool views (including timing models), and author comprehensive datasheets and technical integration documents.\nSilicon Bring-up & Validation: Establish post-silicon testing guidelines and oversee the validation process by analyzing and reviewing test data.\nEducation & Experience\nMS or PhD in Electrical Engineering\n6+ years of mixed-signal and analog design experience.\nDesign Expertise\nDeep knowledge of core analog concepts including gain, bandwidth, stability, device physics, circuit reliability, process variation, and the statistical analysis of Monte Carlo simulation results.\nStrong understanding of layout effects on circuit performance.\nFamiliarity with Verilog modeling, digital circuits, and standard digital implementation flows.\nEDA Tools\nProficiency with Cadence Virtuoso and simulation platforms like Spectre, HSPICE, or PrimeSim.\nExperience with Synopsys PrimeTime and Verilog simulators such as Xcelium or VCS.\nProfessional Attributes\nExcellent communication and teamwork skills.\nProven ability to independently navigate complex, new, or unfamiliar engineering challenges.\nDesired Skills\nPrior experience building and delivering mixed-signal IPs.\nGeneral familiarity with laboratory testing methodologies and common bench equipment to effectively guide lab teams.\nProficiency in scripting languages (Python, Perl, SKILL) to automate design and verification tasks.\nFamiliarity with ESD (Electrostatic Discharge) and latch-up design rules.\nSilicon Failure Analysis (FA) and debugging skills.\nCompensation and Benefits\nThe annual base salary range for this position is USD 109,700.00 To USD 175,500.00\nAs a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.\nBroadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.\nBroadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.\nIf you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.","description_format":"text","description_chars":3996,"description_truncated":false,"requirements":{"experience_years_min":6,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":false},"security_clearance":false,"languages":[]},"benefits":["Equity","Parental leave"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["RF & Wireless Hardware","Virtualization & Containers","Network Equipment","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-09-01T18:46:33Z"}],"visa":[],"liveness":{"score":22,"band":"cold","label":"Long shot","p_open":1,"p_active":0.48,"p_room":0.45,"age_days":65,"expected_fill_days":35,"reasons":["conf:4","stale_co","velocity","win:tail","comp:brand"],"computed_at":"2026-10-29T05:49:05Z"},"pay":{"stated_usd_annual":175500,"is_top_pay":false},"html_url":"https://alion.io/job/broadcom-analog-and-mixed-signal-design-engineer","json_url":"https://alion.io/job/broadcom-analog-and-mixed-signal-design-engineer.json","meta":{"generated_at":"2026-10-29T16:56:10Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":25275,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-30T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":95},"rest":"https://alion.io/mcp/rest/get_company?id=95"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fbroadcom-analog-and-mixed-signal-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fbroadcom-analog-and-mixed-signal-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fbroadcom-analog-and-mixed-signal-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/broadcom-analog-and-mixed-signal-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fbroadcom-analog-and-mixed-signal-design-engineer"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":186578}},{"tool":"search_jobs","arguments":{"company":"broadcom.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":186578},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}