375,093open jobs
9,735companies
47,872added this week
Browse all
Salary
$144k – $230k per year
Location
In office (San Jose)
Seniority
Staff · 12+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Broadcom is an American semiconductor and infrastructure software company headquartered in Palo Alto, California, whose chip lineage runs back through Avago to the Hewlett-Packard components division. It designs networking switch and routing silicon that carries a large share of data centre traffic, custom AI accelerators built for hyperscale customers, plus wireless, broadband, storage and optical components. A sequence of very large acquisitions, culminating in the sixty-nine billion dollar purchase of VMware in 2023, has made infrastructure software roughly as important as chips to the group, and it is one of the most valuable listed technology companies in the world.

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Principal DFT Engineer

Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Products Division)’s designs - DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.

It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.

Responsibilities:

  • Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC

  • Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration

  • Working closely with STA and DI Engineers design closure for test

  • Generating, Verifying & Debugging Test vectors before tape release.

  • Validating & Debugging Test vectors on ATE during the silicon bring up phase

  • Assisting with silicon failure analysis, diagnostics & yield improvement efforts

  • Interfacing with the customer, physical design and test engineering/manufacturing teams located globally

  • Working closely with I/P DFT engineers & other stakeholders

  • Debugging customer returned parts on the ATE

  • Innovating newer DFT solutions to solve testability problems in 7nm & beyond

  • Automating DFT & Test Vector Generation flows

Skills/Experience:

  • Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)

  • Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.)

  • Well-versed in ATPG vector generation, simulation, and debugging. (TetraMax, Fastscan)

  • Experience in Verilog coding, testbench generation & simulation

  • Memory BIST insertion and verification experience on embedded (SRAM, CAM, eDRAM, ROM)

  • Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6

  • Basic knowledge Test-STA and constraints

  • Strong background on IEE1687, IJTAG, ICL and PDL

  • The ability to work in a multi-disciplined, cross-department environment

  • Solid knowledge in analog and digital circuit design, and device physics fundamentals

  • Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles

  • Excellent problem solving, debug, root cause analysis and communication skills

  • Experience working on the ATE is a plus

  • Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus

  • Experience working on Tessent SSN is highly desired

Education & Experience:

  • Bachelors in Electrical/Electronic/Computer Engineering and 12+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 10+ years of relevant industry experience

Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
375,093 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
San Jose
$125k – $172k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • San Diego
C++
Python
SystemVerilog
Verilog
VHDL
AI/ML
CNN
Reinforcement Learning
DevOps
Bitbucket
CI/CD
Git
Jenkins
Splunk
Apply
$38k – $86k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Gratkorn
C++
Python
Rust
Chips/EDA
OpenOCD
Apply
In office • Full-Time • 10+ years exp • Master's Degree • Tianjin
C++
Perl
Python
Chips/EDA
Synopsys TestMAX
Tessent
Apply
$46k – $108k per year (Estimated) • Remote • Full-Time • 5+ years exp • Associate's Degree • Germany
Bash
JavaScript
PHP
Python
DevOps
CentOS Stream
Hyper-V
Red Hat
Ubuntu
VMWare
Apply
In office • Full-Time • 10+ years exp • Master's Degree • Hsinchu
Verilog
Apply
$129k – $207k per year • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Fort Collins
Apply
$122k – $195k per year • Equity • In office • Full-Time • 8+ years exp • Bachelor's Degree • San Jose
Apply
hardware engineer 5 2 days ago
$144k – $230k per year • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • San Jose
Apply
$22k – $53k per year (Estimated) • In office • Full-Time • 3+ years exp • Bengaluru
Chips/EDA
Cadence Virtuoso
Apply
I/O Design Engineer 2 days ago
$81k – $194k per year (Estimated) • In office • Full-Time • 6+ years exp • Master's Degree • Singapore
Verilog
AI/ML
Edge AI
Chips/EDA
Cadence Virtuoso
Apply
$122k – $195k per year • Equity • In office • Full-Time • 8+ years exp • Bachelor's Degree • San Jose
Apply
$91k – $183k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Longmont • San Jose
Python
DevOps
CI/CD
Apply
$180k – $225k per year • In office • Full-Time • 15+ years exp • Bachelor's Degree • San Jose
Apply
$216k – $270k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • San Jose
AI/ML
AI Agents
Apply
$145k – $180k per year • In office • Full-Time • 5+ years exp • San Jose
Verilog
Apply
See all jobs
This is one of many
375,093 more open roles from verified company boards, updated every day.