{"id":4134802,"url":"https://alion.io/job/broadcom-vlsi-asic-verification-engineer","title":"VLSI ASIC Verification Engineer","company":{"id":95,"name":"Broadcom","domain":"broadcom.com","url":"https://alion.io/company/broadcom","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":84,"open_postings":59,"ghost_share":0.034,"stale_share":0.525,"repost_share":0.034,"time_to_fill_p50_days":37,"computed_at":"2026-11-11T05:49:22Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Broomfield, United States","United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":109700,"max":175500,"currency":"USD","period":"year","gross":null,"usd_annual":175500},"salary_estimate":null,"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":true,"technologies":[{"name":"Cadence Xcelium","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"Synopsys VCS","optional":false},{"name":"Synopsys Verdi","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"Formal Verification","optional":true}],"status":"live","first_seen_at":"2026-11-11T00:00:00Z","employer_posted_date":"2026-11-11","last_verified_at":"2026-11-12T03:37:29Z","board_verified":true,"closed_at":null,"days_open":1,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":1},"description":"Please Note:\n1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)\n2. If you already have a Candidate Account, please Sign-In before you apply.\nJob Description:\nWe are looking for a detail-oriented and experienced VLSI ASIC Verification Engineer to join our silicon engineering team. In this role, you will own the functional verification of complex digital blocks and subsystems. You will build scalable, reusable UVM testbenches, drive constrained-random and assertion-based verification, and ensure zero-bug tape-outs.\nKey Responsibilities\nVerification Planning: Analyze micro-architectural specifications to create comprehensive verification plans, trace requirements, and identify edge/corner cases.\nTestbench Development: Design and build modular, reusable verification environments and testbenches using SystemVerilog and Universal Verification Methodology (UVM).\nStimulus & Scoreboarding: Develop constrained-random stimulus, functional coverage models, scoreboards, and reference models.\n Assertions & Debug: Write SystemVerilog Assertions (SVA) to catch design violations early, run simulations, debug waveforms, and root-cause RTL-to-testbench mismatches.\nCoverage Closure: Drive functional and code coverage to 100% closure prior to tape-out.\nAutomation & Regressions: Maintain automated regression suites using scripting languages like Python, Perl, or Tcl.\nRequired Qualifications\nEducation: B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.\nExperience: minimum 8 years of hands-on experience in ASIC, SoC, or IP design verification.\nCore Methodologies: Deep proficiency in SystemVerilog and UVM architectures (agents, drivers, monitors, scoreboards, virtual sequences).\nBus Protocols: Solid working knowledge of AMBA protocols (AXI, AHB, APB) and memory/DMA controllers.\n Verification Techniques: Proven track record in constrained-random verification, functional coverage closure, and assertion-based verification (SVA).\n EDA Tools: Hands-on experience with industry-standard simulation and debug tools (e.g., Synopsys VCS, Cadence Xcelium/Incisive, Mentor/Siemens Questa, or Verdi).\n Scripting: Strong scripting skills (Ex: Python, Tcl, or Perl) for build-flow automation and regression management.\nPreferred Qualifications\nFamiliarity with formal verification tools and techniques.\nProcessor Architectures: Hands-on verification experience with RISC-V, ARM, or x86 core or subsystem architectures.\n CPU Pipeline & Core Verification: Deep understanding of processor pipelines, branch prediction, out-of-order execution, superscalar designs, and execution units (ALU/FPU).\n Memory Subsystem Expertise: Familiarity with verifying complex memory hierarchies, including L1/L2 caches, cache coherency protocols (AMBA CHI / ACE), MMUs, and virtual memory management.\nExposure to high-speed interfaces or external protocols (DDR, PCIe, NVMe, SATA, or SAS).\nCompensation and Benefits\nThe annual base salary range for this position is USD 109,700.00 To USD 175,500.00\nAs a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.\nBroadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.\nBroadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.\nIf you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.","description_format":"text","description_chars":4342,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":["Equity","Parental leave"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["RF & Wireless Hardware","Virtualization & Containers","Network Equipment","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-11-12T03:37:29Z"}],"visa":[{"country":"US","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"H-1B filings in 12 months: 101 · green card filings: 23","filings_12m":101,"filings_prev_12m":80,"green_card_filings_12m":23,"median_offered_wage_usd":173427,"route":null,"cap_exempt":false,"checked_at":"2026-11-11T07:38:50+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":58}],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":1,"expected_fill_days":37,"reasons":["conf:1","win:early","comp:brand"],"computed_at":"2026-11-12T05:02:14Z"},"pay":{"stated_usd_annual":175500,"is_top_pay":false},"html_url":"https://alion.io/job/broadcom-vlsi-asic-verification-engineer","json_url":"https://alion.io/job/broadcom-vlsi-asic-verification-engineer.json","meta":{"generated_at":"2026-11-12T05:02:14Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":11017,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-13T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":95},"rest":"https://alion.io/mcp/rest/get_company?id=95"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fbroadcom-vlsi-asic-verification-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":2,"usd":0.2},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fbroadcom-vlsi-asic-verification-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fbroadcom-vlsi-asic-verification-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/broadcom-vlsi-asic-verification-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fbroadcom-vlsi-asic-verification-engineer"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":4134802}},{"tool":"search_jobs","arguments":{"company":"broadcom.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":4134802},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}