404,711open jobs
14,073companies
78,231added this week
Browse all
Salary
$179k – $332k per year
Location
In office (San Jose)
Seniority
Architect · 12+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are seeking a ATE Test Engineering Architect to lead development and deployment of production test solutions for our large complex SoCs deployed in our Emulation Products. This role owns ATE test strategy and execution from first silicon bring-up through qualification and high-volume manufacturing, working closely with design, DFT, and global manufacturing partners.

This is a hands-on technical leadership role for engineers passionate about silicon quality, yield, and scalable test solutions.

Job Responsibilities:

  • Lead ATE test development for wafer sort (CP) and final test (FT)
  • Drive first-silicon bring-up, debug, and characterization
  • Define test coverage, binning, guard-banding, and production release criteria
  • Analyze yield and failure data; drive test-related yield and quality improvements
  • Partner with DFT, design, OSATs, and test houses to ensure manufacturable solutions
  • Support qualification, production ramp, and sustained manufacturing
  • Mentor engineers and act as a technical test leader across product teams

Job Qualifications:

  • BS with a minimum of 12 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 8 years of experience
  • Strong hands-on experience with CP/FT test program development
  • Experience with Advantest 93K ATE platform
  • Solid understanding of DFT and silicon debug
  • Proven experience supporting production and working with offshore test partners
  • Strong problem-solving and cross-functional communication skills

The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
404,711 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Recommended for you based on this role

Similar stack
Same company
San Jose
$27k – $71k per year (Estimated) • In office • Full-Time • 7+ years exp • Pune
C#
C++
Java
Python
DevOps
Azure
CI/CD
Git
QA
Pytest
Apply
In office • Full-Time • Seoul
C++
SystemVerilog
Verilog
Apply
$28k – $74k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Noida
C++
Python
Chips/EDA
Cadence Pegasus
Apply
In office • Full-Time • Master's Degree • Beijing
C++
Chips/EDA
Cadence AMS Designer
Cadence Spectre
Cadence Xcelium
Apply
In office • Full-Time • Master's Degree • Hsinchu
C++
Apply
$68k – $159k per year (Estimated) • In office • San Jose
Apply
$56k – $94k per year • In office • Contractor • San Jose
Apply
$64k – $74k per year • In office • Contractor • San Jose
Apply
$56k per year • In office • Contractor • San Jose
Apply
$84k – $94k per year • In office • Contractor • San Jose
Apply
See all jobs
This is one of many
404,711 more open roles from verified company boards, updated every day.