1,659,503open jobs
99,507companies
253,339added this week
Browse all
Salary
$89k – $165k per year
Location
In office (Cary)
Seniority
Junior · 3+ years exp
Visa
H-1B filings in 12 months: 368 · green card filings: 176
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 14, 2026. First seen by Alion on Oct 12, 2026. Cadence Design Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
Backed by Sequoia Capital

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…

As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.

A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.

Key responsibilities:

  • Define and implement SoC level DFT architecture for large and complex designs.
  • Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
  • Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
  • Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
  • Support post-silicon debug, failure analysis and yield learning.
  • Collaborate with RTL, verification, physical design and operation teams.

Qualifications:

  • BS degree
  • At least 3 years of hands-on experience in SoC DFT.

Must-have skills:

  • Strong expertise in SCAN, ATPG, MBIST.
  • Experience with pre-silicon validation and post-silicon debug.
  • Strong problem solving and debugging skills.
  • Ability to work effectively in a cross-functional engineering environment.

Good-to-have skills:

  • Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
  • Experience with IP-level DFT integration and reuse.
  • Exposure to low-power DFT considerations and complex clocking architectures.
  • Familiarity with manufacturing test flows and silicon yield improvement.

The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,659,503 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Cary
≈ $42k – $75k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Cincinnati
Cybersecurity
HIPAA
Apply
≈ $42k – $75k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Cincinnati
Cybersecurity
HIPAA
Apply
$52k – $66k per year • In office • Full-Time • 2+ years exp • High School Diploma • Redmond • Chennai
Cybersecurity
HIPAA
Apply
≈ $53k – $94k per year (Estimated) • In office • Part-Time • 2+ years exp • High School Diploma • Bend
Cybersecurity
HIPAA
Apply
≈ $58k – $104k per year (Estimated) • In office • Full-Time • 2+ years exp • High School Diploma • Redmond
Cybersecurity
HIPAA
Apply
$110k – $150k per year • Hybrid • 8+ years exp • Bachelor's Degree • Cary • Raleigh • Charlotte • Greensboro
Design
AutoCAD
Apply
$52k – $68k per year • Equity • In office • Bachelor's Degree • Cary
Python
Apply
Cyber Engineer 2 days ago
≈ $65k – $153k per year (Estimated) • In office • Full-Time • Cary
Python
C++
Assembly
DevOps
RTOS
Linux
Cybersecurity
Ghidra
IDA Pro
Apply
≈ $59k – $107k per year (Estimated) • In office • 3+ years exp • Cary
Cybersecurity
HIPAA
Apply
≈ $65k – $134k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Associate's Degree • Cary
Management
Gmail
Microsoft Office
Apply
See all jobs
This is one of many
1,659,503 more open roles from verified company boards, updated every day.