{"id":2636296,"url":"https://alion.io/job/cadence-design-systems-firmware-engineer-ii-2","title":"Firmware Engineer II","company":{"id":4351,"name":"Cadence Design Systems","domain":"cadence.com","url":"https://alion.io/company/cadence","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":79,"open_postings":99,"ghost_share":0,"stale_share":0.859,"repost_share":0,"time_to_fill_p50_days":47,"computed_at":"2026-10-19T05:45:15Z"}},"role":"Hardware","role_family":"Hardware","seniority":"middle","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Beijing, China","Shanghai, China"],"countries":["CN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":34000,"max_usd":79000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":723},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"TCL Scripting","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-10-15T17:28:15Z","employer_posted_date":"2026-10-15","last_verified_at":"2026-10-19T14:56:00Z","board_verified":true,"closed_at":null,"days_open":4,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":4},"description":"At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.\nJob Description\nBe part of the Cadence DDR PHY IP Front End Design team responsible for -\nDevelop firmware for DDR5 PHY using microcontrollers\nDeveloping firmware in C typically involving bare-metal programming and developing low-level APIs on Microcontrollers.\nResponsible for collaborating with hardware designers and memory subsystem architects to derive training algorithms and implement them.\nResponsible for collaborating with the verification team to deduce firmware-hardware co-verification plan.\nDevelop and Debug firmware in RTL based hardware simulations (C +Verilog simulations)\nDevelop and Debug on Silicon bring-up boards.\nRequired Skills:\nGood Knowledge of DDR5 JEDEC spec, knowledge of different DIMM configurations and specifications.\nRelevant experience in developing bare-metal firmware for High-speed SerDes or Memory interface Physical Layer blocks.\nGood Knowledge of C programming language for embedded software development and use of relevant IDE.\nComfortable debugging RTL simulations involving firmware and microcontroller subsystem.\nGood knowledge of Shell/Perl/Python/TCL scripting\nGood experience on Verification EDA Tools like simulators and waveform viewers\nWe’re doing work that matters. Help us solve what others can’t.","description_format":"text","description_chars":1361,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["EDA Software","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-10-15T17:28:15Z"}],"visa":[],"liveness":{"score":63,"band":"ok","label":"Likely open","p_open":1,"p_active":0.632,"p_room":1,"age_days":3,"expected_fill_days":47,"reasons":["conf:20","stale_co","velocity","win:early","comp:brand"],"computed_at":"2026-10-19T05:45:15Z"},"pay":null,"html_url":"https://alion.io/job/cadence-design-systems-firmware-engineer-ii-2","json_url":"https://alion.io/job/cadence-design-systems-firmware-engineer-ii-2.json","meta":{"generated_at":"2026-10-19T18:58:59Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":14956,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-20T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4351},"rest":"https://alion.io/mcp/rest/get_company?id=4351"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fcadence-design-systems-firmware-engineer-ii-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fcadence-design-systems-firmware-engineer-ii-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fcadence-design-systems-firmware-engineer-ii-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/cadence-design-systems-firmware-engineer-ii-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fcadence-design-systems-firmware-engineer-ii-2"}]}