{"id":582471,"url":"https://alion.io/job/cadence-design-systems-lead-design-engineer-7","title":"Lead Design Engineer","company":{"id":4351,"name":"Cadence Design Systems","domain":"cadence.com","url":"https://alion.io/company/cadence","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":76,"open_postings":109,"ghost_share":0,"stale_share":0.761,"repost_share":0,"time_to_fill_p50_days":60,"computed_at":"2026-11-11T05:49:22Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Austin, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":175000,"max_usd":325000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":656},"experience_years_min":5,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false},{"name":"Cadence Xcelium","optional":true},{"name":"Perl","optional":true},{"name":"Python","optional":true}],"status":"live","first_seen_at":"2026-09-09T23:48:32Z","employer_posted_date":"2026-11-07","last_verified_at":"2026-11-11T10:42:30Z","board_verified":true,"closed_at":null,"days_open":62,"trust":{"level":"ok","repost_count":1,"flags":[],"days_open":62},"description":"At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.\n#### Responsibilities:\n* Design and integration of IPs in SoC based on high-level architectural specifications from customers.\n* Perform Lint/CDC checks on the design for quality assurance and resolve related issues.\n* Create synthesis constraints for the design at the IP and SoC level and perform basic synthesis for PPA (Power, Performance, Area) optimization.\n* Create detailed Microarchitectural Specification documents for the design.\n* Provide support to the verification team for test plan creation, coverage analysis, and feature debugging.\n* Provide support to the physical design team as needed for design implementation.\n* Implement innovative solutions to automate repetitive tasks.\n* Collaborate within and across teams for effective project execution.\n#### Requirements:\n* B.E./B.Tech/M.Tech with 5-8 years of experience as a digital design engineer.\n* Strong knowledge of digital design fundamentals and Verilog/SystemVerilog (SV).\n* Solid knowledge of Lint/CDC tools and the ability to set up flows from scratch.\n* Knowledge of creating synthesis constraints and Static Timing Analysis (STA); familiarity with synthesis tools is a plus.\n* Familiarity with simulation tools (e.g., Xcelium, Verisium) to support verification.\n* Experience with AMBA protocols and other ARM IPs is a plus.\n* Experience with high-speed IPs such as PCIe, Ethernet, and DDR is a plus.\n* Proficiency in scripting languages (Python/Perl/Tcl).\n* Ability to innovate and automate repetitive tasks.\n* Good communication skills for effective cross-functional collaboration.\nWe’re doing work that matters. Help us solve what others can’t.","description_format":"text","description_chars":1735,"description_truncated":false,"requirements":{"experience_years_min":5,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["EDA Software","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-09-09T23:48:32Z"},{"event":"close","at":"2026-11-01T07:49:20Z"},{"event":"reopen","at":"2026-11-07T20:38:35Z"}],"visa":[{"country":"US","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"H-1B filings in 12 months: 368 · green card filings: 176","filings_12m":368,"filings_prev_12m":268,"green_card_filings_12m":176,"median_offered_wage_usd":150882,"route":null,"cap_exempt":false,"checked_at":"2026-11-11T07:38:50+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":117}],"liveness":{"score":21,"band":"cold","label":"Long shot","p_open":1,"p_active":0.389,"p_room":0.55,"age_days":62,"expected_fill_days":60,"reasons":["conf:0","stale_co","evergreen","wave","velocity","win:tail","comp:brand"],"computed_at":"2026-11-11T05:49:22Z"},"pay":null,"html_url":"https://alion.io/job/cadence-design-systems-lead-design-engineer-7","json_url":"https://alion.io/job/cadence-design-systems-lead-design-engineer-7.json","meta":{"generated_at":"2026-11-11T12:20:29Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":21979,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-12T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4351},"rest":"https://alion.io/mcp/rest/get_company?id=4351"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fcadence-design-systems-lead-design-engineer-7"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":2,"usd":0.2},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fcadence-design-systems-lead-design-engineer-7"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fcadence-design-systems-lead-design-engineer-7"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/cadence-design-systems-lead-design-engineer-7\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fcadence-design-systems-lead-design-engineer-7"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":582471}},{"tool":"search_jobs","arguments":{"company":"cadence.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":582471},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}