{"id":294177,"url":"https://alion.io/job/cadence-design-systems-lead-design-engineer-soc-design","title":"Lead Design Engineer - SOC Design","company":{"id":4351,"name":"Cadence Design Systems","domain":"cadence.com","url":"https://alion.io/company/cadence","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":82,"open_postings":115,"ghost_share":0,"stale_share":0.73,"repost_share":0,"time_to_fill_p50_days":57,"computed_at":"2026-10-26T05:57:25Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Shanghai, China"],"countries":["CN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":59000,"max_usd":133000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":796},"experience_years_min":3,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false}],"status":"live","first_seen_at":"2026-08-17T00:00:00Z","employer_posted_date":"2026-10-21","last_verified_at":"2026-10-25T13:14:13Z","board_verified":true,"closed_at":null,"days_open":70,"trust":{"level":"ok","repost_count":1,"flags":[],"days_open":70},"description":"At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.\nAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.\nJob Title: Lead Design Engineer - Verification\nLocation: Shanghai\nJob Responsibilities:\nLooking for a skilled VLSI Design Verification Engineer with 3-5 years of hands-on experience to join our team supporting SOC design projects for leading customers. The ideal candidate will collaborate closely with design and verification teams to ensure comprehensive test coverage, robust verification methodology, and seamless project execution. Will play a key role in bridging communication between local teams and global stakeholders. Hands-on experience in any protocol like AMBA, PCIe, USB, MIPI or DDR/LPDDR. ARM/RISC-V Processor integration experience preferred.\nDevelop and execute verification plans for SOC and IP blocks, ensuring design intent and testability.\nPerform RTL verification using industry-standard methodologies (e.g., UVM, SystemVerilog).\nCollaborate with design engineers to address complex debug issues and optimize verification strategies.\nWork closely with customer and internal engineering teams to deliver high-quality support and service.\nParticipate in coverage analysis, regression testing, and closure of verification goals.\nContribute to the development and enhancement of verification environments and reusable testbenches.\nRequirements:\nBachelor’s or Master’s degree in Electrical/Computer Engineering or related field with 3-5 years of experience in VLSI/SOC design verification.\nStrong expertise in System Verilog, UVM, and Verification tools.\nWe’re doing work that matters. Help us solve what others can’t.","description_format":"text","description_chars":1757,"description_truncated":false,"requirements":{"experience_years_min":3,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","EDA Software","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-09-05T14:34:45Z"},{"event":"close","at":"2026-09-09T23:48:32Z"},{"event":"reopen","at":"2026-10-21T22:22:05Z"}],"visa":[],"liveness":{"score":23,"band":"cold","label":"Long shot","p_open":1,"p_active":0.518,"p_room":0.44,"age_days":70,"expected_fill_days":57,"reasons":["conf:16","stale_co","velocity","win:tail","crowd:brand"],"computed_at":"2026-10-26T05:57:25Z"},"pay":null,"html_url":"https://alion.io/job/cadence-design-systems-lead-design-engineer-soc-design","json_url":"https://alion.io/job/cadence-design-systems-lead-design-engineer-soc-design.json","meta":{"generated_at":"2026-10-26T23:16:36Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":31724,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-27T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4351},"rest":"https://alion.io/mcp/rest/get_company?id=4351"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fcadence-design-systems-lead-design-engineer-soc-design"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fcadence-design-systems-lead-design-engineer-soc-design"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fcadence-design-systems-lead-design-engineer-soc-design"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/cadence-design-systems-lead-design-engineer-soc-design\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fcadence-design-systems-lead-design-engineer-soc-design"}]}