401,286open jobs
13,975companies
77,769added this week
Browse all
Salary
$137k – $254k per year
Location
In office (Cary)
Seniority
Principal · 15+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is the leader in hardware emulation-acceleration technologies and products. As a Physical Design Senior Principal Hardware Engineer, you will drive solutions for complex designs from synthesis to GDS through tape-out. You are knowledgeable about floorplan, clock construction, placement, routing, and signoff closure activities such as timing analysis, physical verification, and IR/EM. You have exceptional communication skills and can collaborate with partner RTL, DFT, and Architecture teams. As a principal engineer, you will contribute to further developing our tools and flows to improve design quality and execution. This position is located in our US offices (San Jose, CA or Raleigh, NC).

Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. At the heart of these systems are a multitude of interconnected highly complex high-performance computing (HPC) devices based on a proprietary Boolean processor architecture. This is a role in the core technology team.

Key Responsibilities:

The duties and responsibilities Senior Principal Hardware Engineer include:

  • Drive solutions in logic synthesis, floorplan, place and route (PNR), clock construction
  • Provide continuous improvement to existing tools, flows, and methodologies
  • Optimize power, performance, and area to meet design requirements
  • Experience with advanced process nodes and technologies
  • Collaborate closely with cross functional teams to ensure proper design execution
  • Work with R&D teams to improve Cadence’s suite of tools
  • Close designs adhering to timing, power, IR/EM, and foundry specifications

Qualifications

  • BS with a minimum of 10 years of experience OR MS with a minimum of 7 years of experience OR PhD with a minimum of 5 years of experience
  • Successfully owned and driven blocks/SoCs to tape-out
  • Comfortable in the latest advanced technology nodes
  • Experience in at least one scripting language like PERL, Python, TCL, or Shell is preferred
  • Self-motivated, team player with strong problem-solving skills to collaborate with teams to deliver results
  • Excellent written and verbal communication skills
  • BS/MS with 8-15+ years of relevant hands-on experience in physical design

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
401,286 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Cary
$107k – $157k per year • Equity • In office • Full-Time • 5+ years exp • Toronto • Columbia
Go
Java
Kotlin
Python
Scala
SQL
TypeScript
AI/ML
LLM
DevOps
AWS
CI/CD
Apply
$87k – $137k per year • Remote/Hybrid • Full-Time • Rahway
JavaScript
Python
SQL
Python
Django
Flask
AI/ML
AI Agents
Explainable AI
Knowledge Graph
Prompt Engineering
RAG
Frontend
React.js
Vue.js
DevOps
AIOps
Ansible
AWS
Dynatrace
Grafana
Cybersecurity
Zscaler
Analytics
Power BI
Management
ServiceNow
Apply
$46k – $108k per year (Estimated) • Remote • Full-Time • 5+ years exp • Associate's Degree • Germany
Bash
JavaScript
PHP
Python
DevOps
CentOS Stream
Hyper-V
Red Hat
Ubuntu
VMWare
Apply
$38k – $86k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Gratkorn
C++
Python
Rust
Chips/EDA
OpenOCD
Apply
$125k – $172k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • San Diego
C++
Python
SystemVerilog
Verilog
VHDL
AI/ML
CNN
Reinforcement Learning
DevOps
Bitbucket
CI/CD
Git
Jenkins
Splunk
Apply
$27k – $71k per year (Estimated) • In office • Full-Time • 7+ years exp • Pune
C#
C++
Java
Python
DevOps
Azure
CI/CD
Git
QA
Pytest
Apply
In office • Full-Time • Seoul
C++
SystemVerilog
Verilog
Apply
$28k – $74k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Noida
C++
Python
Chips/EDA
Cadence Pegasus
Apply
In office • Full-Time • Master's Degree • Beijing
C++
Chips/EDA
Cadence AMS Designer
Cadence Spectre
Cadence Xcelium
Apply
In office • Full-Time • Master's Degree • Hsinchu
C++
Apply
$130k – $150k per year • Remote • Full-Time • 10+ years exp • Bachelor's Degree • Cary
Apply
$90k – $120k per year • Remote • Full-Time • 5+ years exp • Bachelor's Degree • Cary
Apply
In office • Full-Time • High School Diploma • Cary
Apply
$40k – $70k per year • In office • Internship • Bachelor's Degree • Cary
Apply
In office • Full-Time • High School Diploma • Cary
Apply
See all jobs
This is one of many
401,286 more open roles from verified company boards, updated every day.