410,740open jobs
14,301companies
73,665added this week
Browse all
Salary
$179k – $332k per year
Location
In office (San Jose)
Seniority
Architect · 10+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

SerDes IP Systems Engineering Director Description:

This is a unique opportunity to join the rapidly growing Die-to-Die Interface IP team in the Silicon Solutions R&D Group at Cadence Design Systems. We are looking for a Systems Engineering Director who will be a key driver and contributor to the development of our advanced D2D SerDes IP products. This role involves leading the D2D Systems analysis team as well as contributing with hands on technical development.

Main Job Tasks and Responsibilities:

  • Key contributor and driver of the R&D team that defines, models and analyzes high performance D2D SerDes IP microarchitecture, link budget and specifications
  • Develop infrastructure to ensure robust product development, systems modeling analysis and testing
  • Develop statistical and linear systems analysis of the link, model nonidealities and determine design specifications for circuit designers
  • Develop and provide guidelines regarding signal integrity and power integrity to customers
  • Support customer package/board design and debug as necessary
  • Guide the package design team based on in-package D2D link channel analysis
  • Generate technical specification, data sheets, and application notes
  • Update R&D team with the latest standards developments, customer feedback and competitive analysis

Position Requirements:

  • PhD or M.S. in Electrical/Computer Engineering (or similar degree)
  • 10+ years of experience working with high speed high performance SerDes and PHYs
  • The ability to think through engineering systems end-to-end and identify bottlenecks and weak points.
  • Strong mathematical skills, in particular relating to linear systems (Fourier analysis, filter theory, etc.)
  • Deep understanding of high speed SerDes architecture
  • Deep knowledge of communication systems fundamentals and wireline communications
  • Strong coding skills for simulation and modelling, as well as data analysis
  • Good experimental skills
  • Good knowledge of signal processing (DSP) algorithms and architecture.
  • Good working knowledge of physics of signal propagation
  • Good working knowledge of basic circuits
  • Experience generating systems or IBIS-AMI models
  • Experience using system simulation tools, especially Matlab, Perl, and other scripting tools
  • Demonstrated capacity to self-educate themselves to pick up new fields of expertise
  • D2D link experience is preferred but not required
  • Familiarity with emerging D2D standards such as UCIe is desired
  • Strong debug and problem-solving skills
  • Must have strong group presentation and leadership skills.
  • Ability to clearly communicate technical challenges and status to customers, team members, senior management and executives
  • Familiarity with advanced technology nodes (7nm and below) is a plus
  • Experience with 3D electromagnetic simulation tools is a plus

The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
410,740 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
San Jose
$13k – $36k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Pune
Java
Perl
Python
SQL
C#
Java
Apache Tomcat
C#
.NET
Databases
ActiveMQ
ElasticSearch
MS SQL
Oracle
DevOps
Amazon EC2
AWS
CI/CD
Git
Incident Management
Kibana
Logstash
Nginx
Windows Server
Zabbix
Management
Confluence
Jira
Apply
$20k per year (net) • Remote/Hybrid • Full-Time • Moscow
C++
MATLAB
Python
C++
CMake
AI/ML
NumPy
SciPy
DevOps
Git
Ubuntu
Analytics
Matplotlib
Apply
$49k – $111k per year (Estimated) • In office • Full-Time • Birmingham
C++
MATLAB
MATLAB
Simulink
Apply
$39k – $82k per year (Estimated) • In office • Full-Time • Bengaluru
Perl
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
$193k – $363k per year (Estimated) • In office • Full-Time • PhD • Austin
C++
Perl
Python
Chips/EDA
Cadence Conformal
Formal Verification
Apply
$59k – $149k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Belo Horizonte
C++
Python
Verilog
VHDL
DevOps
Rest API
SLURM
Chips/EDA
Cadence Palladium
Apply
$137k – $254k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
JavaScript
Python
SQL
TypeScript
AI/ML
AI Agents
Frontend
React.js
DevOps
Rest API
Apply
$28k – $72k per year (Estimated) • In office • Full-Time • 7+ years exp • Pune
C#
C++
Java
Python
DevOps
Azure
CI/CD
Git
QA
Pytest
Apply
$68k – $159k per year (Estimated) • In office • San Jose
Apply
$56k – $94k per year • In office • Contractor • San Jose
Apply
$64k – $74k per year • In office • Contractor • San Jose
Apply
$56k per year • In office • Contractor • San Jose
Apply
$84k – $94k per year • In office • Contractor • San Jose
Apply
See all jobs
This is one of many
410,740 more open roles from verified company boards, updated every day.