{"id":107481,"url":"https://alion.io/job/cadence-sr-design-engineering-manager","title":"Design Engineering Architect","company":{"id":4351,"name":"Cadence Design Systems","domain":"cadence.com","url":"https://alion.io/company/cadence","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":76,"open_postings":109,"ghost_share":0,"stale_share":0.761,"repost_share":0,"time_to_fill_p50_days":60,"computed_at":"2026-11-11T05:49:22Z"}},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"explicit","locations":["Cork, Ireland"],"countries":["IE"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":115000,"max_usd":243000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":646},"experience_years_min":15,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-08-12T00:00:00Z","employer_posted_date":"2026-09-09","last_verified_at":"2026-11-11T16:21:45Z","board_verified":true,"closed_at":null,"days_open":92,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":92},"description":"At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.\nCadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.\nCadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.\nAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.\nJob Title: Design Engineering Architect\nLocation: Cork/Dublin, Ireland\nReports to: Design Engineering Director\nJob Overview:\nThe Cadence Silicon Solutions Group (SSG) develop leading edge Intellectual Property (IP) for a variety of High-Tech Markets. The Cadence IP solutions allow our Customers to tackle IP-to-SoC development in a system context, enabling them to focus on product differentiation and to reduce time to volume.\nThe Cadence IP Vision is to deliver industry leading IP solutions to enable our customers to be successful across these fast-moving application spaces.\nThe Design Engineering Architect will be based in Cork, as part of an experienced Controller IP Team with long established IP development sites in Europe, US and India.\nJob Responsibilities:\nTechnical leadership of complex IP such as UCIe, Ethernet, HBM,and PCIe.\nCollaborate with system architects and product managers to define the architecture and specifications on standards such as UCIe, considering factors such as data rate, power consumption, and compatibility with industry standards.\nHands-on leadership of RTL development from micro-architecture definition to IP sign-off for general release..\nContribute to planning of activities and milestones for the digital development teams.\nLeadership of cross-functional technical meetings with Analog & Software counterparts.\nSupport customer pre-sales and post-sales meetings.\nDevelop, maintain and improve upon processes and procedures for efficient product execution, IP quality and industry best practices.\nParticipate in Technical Review Meetings and Checklist Reviews as part of ISO-9001. \nRepresent Cadence in Standards Body Working Groups e.g. IEEE, PCI-SIG, JEDEC, UCIe\nRepresent Cadence by presenting at Industry Conference such as IEEE, DAC.\nJob Qualifications:\nDegree in Electrical/Electronic Engineering, microelectronics, or a related discipline.\n15-20 years’ experience in microelectronics industry.\nExpert in Verilog/System Verilog RTL design essential.\nExpert in front-end design tools covering LINT, synthesis, CDC/RDC analysis essential.\nExperience of SoC architecture and development essential.\nExperience of technical team leadership essential.\nExcellent oral and written English essential.\nSelf-motivated with excellent planning, interpersonal and with the ability to communicate complex concepts clearly and thoroughly. \nAdditional Skills/Preferences:\nExperience of Metric Driven Verification (MDV) and UVM desired.\nExperience of industry standard protocols such as AXI, CHI-C2C & CXS.B preferred.\nExperience of quality processes, such as ISO-9001 & ISO-26262 preferred.\nAdditional Information:\nCadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.\nTravel:\nWe’re doing work that matters. Help us solve what others can’t.","description_format":"text","description_chars":3729,"description_truncated":false,"requirements":{"experience_years_min":15,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[{"language":"English","level":"All levels","optional":false}]},"benefits":["Equity"],"hiring_locations":[{"name":"Ireland","iso":"IE","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["EDA Software","Semiconductor IP & Chip Design Services"],"lifecycle":[],"visa":[{"country":"IE","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"Irish employment permits in 12 months: 15","filings_12m":15,"filings_prev_12m":17,"green_card_filings_12m":null,"median_offered_wage_usd":null,"route":"Employment permits","cap_exempt":false,"checked_at":"2026-11-11T07:38:50+00:00","sources":["Department of Enterprise, Trade and Employment: employment permits issued to companies"],"filings_for_role_12m":0}],"liveness":{"score":21,"band":"cold","label":"Long shot","p_open":1,"p_active":0.579,"p_room":0.36,"age_days":91,"expected_fill_days":60,"reasons":["conf:0","stale_co","velocity","win:tail","crowd:brand"],"computed_at":"2026-11-11T05:49:22Z"},"pay":null,"html_url":"https://alion.io/job/cadence-sr-design-engineering-manager","json_url":"https://alion.io/job/cadence-sr-design-engineering-manager.json","meta":{"generated_at":"2026-11-12T03:50:57Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":8378,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-13T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4351},"rest":"https://alion.io/mcp/rest/get_company?id=4351"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fcadence-sr-design-engineering-manager"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":2,"usd":0.2},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fcadence-sr-design-engineering-manager"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fcadence-sr-design-engineering-manager"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/cadence-sr-design-engineering-manager\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fcadence-sr-design-engineering-manager"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":107481}},{"tool":"search_jobs","arguments":{"company":"cadence.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":107481},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}