Salary
≈ $34k – $73k per year (Estimated)
Location
In office (Noida)
Seniority
Principal
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The STA Product Engineer plays a critical role in driving best-in-class timing analysis solutions by combining deep technical expertise in STA tools and methodologies with strong customer engagement. The role focuses on understanding customer requirements, translating them into precise product specifications, and working closely with R&D to continuously improve tool quality, usability, and deployment success-especially for Tempus Timing Signoff Solution.
Key Responsibilities
- Possess strong hands-on expertise in Static Timing Analysis (STA), including advanced signoff methodologies for timing, SI, OCV/POCV, AOCV, MPW, derates, CDC/clocking, Hierarchical design closure, and constraint modeling.
- Demonstrate in-depth knowledge of STA tools, with a strong focus on Tempus, and good familiarity with industry-standard signoff flows.
- Act as a technical bridge between customers and R&D, capturing customer pain points, use cases, and requirements with clarity and precision.
- Own the creation of detailed and efficient product specifications, ensuring accurate translation of customer needs into implementable engineering requirements.
- Collaborate closely with R&D teams to drive feature development, enhancements, and bug fixes-ensuring timely, high-quality delivery.
- Support tool deployment and customer enablement, including evaluations, benchmarking, flow recommendations, and best-practice guidance.
- Engage with new and existing customers to expand adoption, enable successful signoff deployments
- Actively participate in technical discussions, reviews, and escalations, providing clear, data-backed guidance and resolution.
- Contribute to continuous tool improvement by proactively identifying gaps, proposing enhancements, and validating solutions across real customer designs.
Required Technical Skills
- Strong understanding of STA fundamentals and advanced signoff concepts
- Hands-on experience with Tempus and/or PrimeTime exposure
- Expertise in timing constraints (SDC), clocking architectures, and path-based analysis
- Working knowledge of VLSI design flows (front-end to signoff)
- Ability to analyze complex timing issues and propose scalable, customer-ready solutions
- Scripting skills (Tcl, Python preferred) for automation, analysis, and flow optimization
Customer & Product Engineering Skills
- Excellent customer interaction and communication skills, with the ability to explain complex concepts clearly and confidently
- Strong capability to understand customer requirements deeply, beyond surface-level issues
- Proven experience in requirement gathering, specification writing, and cross-team execution
- Ability to influence both customers and internal teams through technical credibility and clarity
- Experience supporting tool adoption, deployment, and expansion across customer environments
Personal Traits & Work Ethic
- Passionate about VLSI and STA, with a strong drive to learn and go deep into technical details
- Hard-working, inquisitive, and self-driven, with a problem-solving mindset
- A great team player who collaborates effectively across Product, R&D, and Field teams
- Actively engages in knowledge sharing and mentoring
- Enthusiastic, proactive, and committed to product and customer success
- Demonstrates ownership, accountability, and a strong sense of execution
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
406,377 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Noida
Apply
Senior Analytics Engineer
4 days ago
$173k – $222k per year • Equity • Remote • Full-Time • 4+ years exp
Python
SQL
AI/ML
dbt
Apply
Senior Data Analyst, Strategic Finance
4 days ago
$133k – $156k per year • Remote • Full-Time • 4+ years exp • Bachelor's Degree
Python
SQL
AI/ML
dbt
Analytics
Tableau
Apply
Lead Data Engineer
4 days ago
≈ $81k – $184k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Dublin
Java
Python
SQL
Python
pySpark
Databases
Databricks
Delta Lake
AI/ML
Airflow
Hadoop
Spark
DevOps
AWS
Azure
CI/CD
GCP
Analytics
ETL/ELT
Apply
Design Architect
4 days ago
≈ $40k – $82k per year (Estimated) • In office • Full-Time • 15+ years exp • Bachelor's Degree • Bengaluru
C++
Python
SystemVerilog
Verilog
DevOps
Git
Apply
Lead Product Engineer
6 days ago
≈ $36k – $79k per year (Estimated) • In office • Full-Time • Bengaluru
Perl
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
Software Engineering Director
6 days ago
≈ $173k – $329k per year (Estimated) • In office • Full-Time • PhD • Austin
C++
Perl
Python
Chips/EDA
Cadence Conformal
Formal Verification
Apply
≈ $49k – $131k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Belo Horizonte
C++
Python
Verilog
VHDL
DevOps
Rest API
SLURM
Chips/EDA
Cadence Palladium
Apply
$137k – $254k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
JavaScript
Python
SQL
TypeScript
AI/ML
AI Agents
Frontend
React.js
DevOps
Rest API
Apply
Senior Systems Engineer II
6 hours ago
≈ $30k – $73k per year (Estimated) • Remote/Hybrid • 10+ years exp • Noida
JavaScript
Python
Databases
Snowflake
DevOps
API Gateway
Analytics
ETL/ELT
Management
ServiceNow
Apply
Principal Software Architect I
11 hours ago
≈ $27k – $70k per year (Estimated) • Remote/Hybrid • 11+ years exp • Noida
JavaScript
Node JS
Python
SQL
TypeScript
Java
Java
Hibernate
Spring MVC
Databases
PostgreSQL
Frontend
JQuery
React.js
DevOps
Amazon CloudWatch
Amazon S3
AWS
AWS Lambda
CI/CD
Docker
IAM
Jenkins
Kubernetes
Platform Engineering
Rest API
Apply
Business Project Manager I
11 hours ago
Remote/Hybrid • Master's Degree • Noida
AI/ML
dbt
Analytics
Power BI
Apply
Software Security Engineer II
11 hours ago
≈ $20k – $51k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Noida
C++
JavaScript
Node JS
Python
DevOps
CI/CD
Cybersecurity
CVSS
CWE
OWASP ASVS
Threat Modeling
Apply
Project Manager
11 hours ago
≈ $29k – $59k per year (Estimated) • Remote/Hybrid • 8+ years exp • Noida
Management
Confluence
Jira
Smartsheet
Wrike
Apply
This is one of many
406,377 more open roles from verified company boards, updated every day.

