{"id":733141,"url":"https://alion.io/job/celerocommunications-principal-analog-design-engineer","title":"Principal Analog Design Engineer","company":{"id":668982,"name":"Celero Communications","domain":"celerocommunications.com","url":"https://alion.io/company/celerocommunications","size_band":"201-500","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Greenhouse","truth_index":{"grade":"B","score":80,"open_postings":5,"ghost_share":0,"stale_share":0.8,"repost_share":0,"time_to_fill_p50_days":35,"computed_at":"2026-11-01T06:10:25Z"}},"role":"Industrial Engineering","role_family":"Industrial Engineering","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["San Jose, United States","Irvine, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":150000,"max":250000,"currency":"USD","period":"year","gross":null,"usd_annual":250000},"salary_estimate":null,"experience_years_min":5,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[],"status":"live","first_seen_at":"2026-02-27T21:53:27Z","employer_posted_date":"2026-10-16","last_verified_at":"2026-11-01T20:14:55Z","board_verified":true,"closed_at":null,"days_open":246,"trust":{"level":"stale","repost_count":0,"flags":["stale"],"days_open":246},"description":"Are you an Analog Design Engineer passionate about building the high-speed interconnect technology powering the next generation of AI? Join our fast-growing semiconductor startup and help develop disruptive mixed-signal solutions that enable tomorrow's AI infrastructure. We are seeking experienced Analog Design Engineers to architect, design, and deliver high-performance analog and mixed-signal circuits for next-generation transceivers and other critical high-speed functions. This is an opportunity to work alongside a world-class engineering team, tackle challenging design problems in advanced process technologies, and make a direct impact on innovative products from architecture through silicon.\nLocations: Irvine, CA (HQ) | San Jose, CA | Vancouver, BC | Ottawa, ON\nWhat You Will Do:\nHigh speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.)\nClock generation and distribution (VCOs, PLL, clock distribution, etc.)\nFundamental analog blocks (bandgap references, LDOs, temp sensors, etc.)\nNew techniques for the development of next generation optical transceiver\nDesign of custom passive components, from concept to silicon implementation\nSupervise analog layouts within advanced process nodes\nSystem verification and circuit design spec creation\nSilicon bring-up, debug and support\nTeam communication and documentation \nWhat You Will Bring: \nMaster’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience\nShould have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks\nExperience with analog design and verification tools (Virtuoso, Spectre, ADE, and post layout extraction tools) is a must\nExperience in advance CMOS design and verification flows (tools to evaluate self-heating, electromigration, safe operating area)\nExperience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus\nKnowledge of the fundamentals on electromagnetism, lump models, and high frequency design\nGood understanding of analog layouts in FinFET and its effect on high-speed designs is a plus\nStrong communication and documentation skills\nAnnual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)","description_format":"text","description_chars":2414,"description_truncated":false,"requirements":{"experience_years_min":5,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Telecom Infrastructure","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-09-11T10:21:31Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 5","filings_12m":5,"filings_prev_12m":1,"green_card_filings_12m":0,"median_offered_wage_usd":167500,"route":null,"cap_exempt":false,"checked_at":"2026-10-29T16:27:21+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)"],"filings_for_role_12m":0}],"liveness":{"score":6,"band":"cold","label":"Long shot","p_open":1,"p_active":0.224,"p_room":0.28,"age_days":246,"expected_fill_days":35,"reasons":["conf:1","evergreen","velocity","win:tail","crowd:"],"computed_at":"2026-11-01T06:10:25Z"},"pay":{"stated_usd_annual":250000,"is_top_pay":true},"html_url":"https://alion.io/job/celerocommunications-principal-analog-design-engineer","json_url":"https://alion.io/job/celerocommunications-principal-analog-design-engineer.json","meta":{"generated_at":"2026-11-01T21:19:03Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":32636,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-02T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":668982},"rest":"https://alion.io/mcp/rest/get_company?id=668982"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fcelerocommunications-principal-analog-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fcelerocommunications-principal-analog-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fcelerocommunications-principal-analog-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/celerocommunications-principal-analog-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fcelerocommunications-principal-analog-design-engineer"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":733141}},{"tool":"search_jobs","arguments":{"company":"celerocommunications.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":733141},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}