682,533open jobs
39,508companies
99,689added this week
Browse all
Salary
$230k – $275k per year
Location
In office (Irvine)
Seniority
Staff · 8+ years exp
Overview
Company
Impact
Profile match

Celero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high quality, high volume production of complex ASIC and SoC products.

What You Will Do

  • Develop and implement DFT architecture for ASIC and SoC designs.
  • Perform scan insertion, scan chain planning, and scan compression implementation.
  • Generate and validate ATPG patterns and analyze fault coverage results.
  • Implement and verify MBIST, and other on-chip test features.
  • Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.
  • Support JTAG and boundary-scan implementation and debug.
  • Drive DFT signoff activities and manufacturing test readiness.
  • Participate in silicon bring-up, failure analysis, and yield improvement efforts.

What You Will Bring

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of ASIC/SoC DFT experience.
  • Strong understanding of scan, ATPG, fault models, and test coverage methodologies.
  • Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.
  • Knowledge of Verilog/SystemVerilog and digital design fundamentals.
  • Experience in Linux and scripting using Python, Tcl, Perl, or Shell.
  • Results-driven engineer with strong debugging abilities.
  • Comfortable working in fast-paced cross-functional environments.
  • Passion for delivering high-quality silicon products.

Preferred Qualifications

  • Experience with advanced-node semiconductor technologies.
  • Hands-on experience with MBIST, compression architectures, and JTAG.
  • Knowledge of timing closure, physical design impacts, and low-power design techniques.
  • Experience supporting silicon validation and manufacturing production ramps.
  • Strong communication and cross-functional collaboration skills.

    Annual Base Salary Range for US: $230,000 - $275,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
682,533 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Irvine
In office • 7+ years exp
Python
Python
Pydantic
AI/ML
Pandas
DevOps
CI/CD
Analytics
ETL/ELT
Apply
In office • 7+ years exp • Bachelor's Degree
Python
C++
Databases
ClickHouse
Apache Kafka
Apply
Team Leader - Entities 10 hours ago
$135k – $230k per year • In office • 3+ years exp • Bachelor's Degree
Python
SQL
Analytics
Tableau
ETL/ELT
Apply
$160k – $210k per year • In office • 5+ years exp
Python
SQL
Analytics
Microsoft Excel
Apply
In office • 4+ years exp • Bachelor's Degree
Python
JavaScript
Java
TypeScript
C++
Databases
Redis
RabbitMQ
Apache Kafka
Frontend
React.js
DevOps
ZooKeeper
Docker
Apply
$99k – $210k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Ottawa
Python
Verilog
SystemVerilog
MATLAB
Chips/EDA
UVM
Formal Verification
Apply
$150k – $250k per year • In office • 5+ years exp • Bachelor's Degree • Irvine
Python
Verilog
SystemVerilog
MATLAB
Chips/EDA
UVM
Formal Verification
Apply
$150k – $250k per year • In office • 5+ years exp • Bachelor's Degree • San Jose
Python
Verilog
SystemVerilog
MATLAB
Chips/EDA
UVM
Formal Verification
Apply
$36k – $83k per year (Estimated) • In office • 1+ year exp • Córdoba
Python
Chips/EDA
Cadence Virtuoso
Cadence Pegasus
Apply
$105k – $240k per year (Estimated) • In office • 10+ years exp • Ottawa
Python
Chips/EDA
Cadence Virtuoso
Cadence Pegasus
Apply
$199k – $299k per year • Equity • In office • Full-Time • 8+ years exp • High School Diploma • Minneapolis • Irvine
Apply
$157k – $235k per year • Equity • In office • Full-Time • 10+ years exp • High School Diploma • Fort Worth • Irvine • Jacksonville • Boston • Memphis
Cybersecurity
Threat Modeling
Apply
$99k – $149k per year • Equity • In office • Full-Time • 4+ years exp • High School Diploma • Irvine
Apply
$76k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Irvine
Apply
$48k – $74k per year • In office • Full-Time • 1+ year exp • Irvine
Apply
See all jobs
This is one of many
682,533 more open roles from verified company boards, updated every day.