386,572open jobs
10,113companies
50,582added this week
Browse all
Salary
$86k – $168k per year (Estimated)
Location
In office (Melbourne)
Seniority
Middle · 2+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
CesiumAstro is an American company founded in Austin in 2017 that builds active phased array communications payloads for satellites, aircraft and defence platforms. Its systems are software-defined and electronically steered, which lets a moving platform track several links at once without mechanical antennas, and the company manufactures them in house rather than integrating third-party subsystems. It sells mainly to defence customers and satellite operators, has raised venture funding from investors including Airbus Ventures and Lightspeed, and operates facilities in Austin, Colorado and the United Kingdom.

We are looking to add an FPGA Engineer II to our team. If you enjoy working in a startup environment, and are passionate about developing leading-edge hardware for satellites, spacecraft, and aerospace systems, we would like to hear from you.

In this position, you will contribute to the development of FPGA circuits and systems through all phases of the development process. The ideal candidate will have experience in FPGA design, verification, test, and deployment at the HDL level. FPGA HDL designs will include high-speed serial interfaces and data streams, digital processing cores, multiple clocks and clock domains, and management interfaces. Testing, validation, and verification will also be central tasks for any FPGA design. Experience in digital signal processing or board-level hardware design is also desirable.

JOB REQUIREMENTS AND MINIMUM QUALIFICATIONS

  • Bachelor of Science (BS) or Master of Science (MS) degree in Electrical Engineering or Computer Engineering from an accredited university or institution.
  • Minimum of 2 years of industry experience in the design, analysis, and implementation of FPGA systems at the HDL level.
  • Expertise in FPGA design and verification (Verilog/VHDL, HDL coder, Xilinx’s Vivado, Modelsim, etc.).
  • Hands-on experience with lab instruments such as digital oscilloscopes, spectrum analyzers, RF signal generators, and vector signal analyzers.
  • Excellent written and verbal communication skills.

PREFERRED EXPERIENCE

  • Aerospace design and qualification.
  • Worst-case analysis, failure method and criticality analyses, and reliability analysis.
  • Experience with board-level hardware design.
  • Familiarity with communications systems, such as digital signal processing.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
386,572 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Melbourne
In office • Full-Time • 4+ years exp • Bachelor's Degree • Zhubei
C++
Perl
Python
SystemVerilog
Verilog
VHDL
AI/ML
Claude
Copilot
Cursor
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
$48k – $52k per year • Equity • In office • Bachelor's Degree
C#
C++
Python
Verilog
VHDL
Apply
$50k – $54k per year • Equity • In office • Internship • Bachelor's Degree
C#
C++
Python
Verilog
VHDL
Apply
Engineer I 8 hours ago
$20k – $46k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Bengaluru
C++
Haskell
Java
Perl
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
UVM
Apply
$40k – $81k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
Chisel
SystemVerilog
Verilog
VHDL
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
$133k – $161k per year • In office • Full-Time • Bachelor's Degree • Westminster
Verilog
VHDL
Chips/EDA
HDL Coder
Siemens ModelSim
Xilinx Vivado
Apply
$134k – $161k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Westminster
C++
MATLAB
Python
Apply
$184k – $225k per year • In office • Full-Time • 12+ years exp • Bachelor's Degree • Westminster
C++
MATLAB
Python
Apply
$158k – $189k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Westminster
C++
MATLAB
Python
Apply
$68k – $82k per year • In office • Full-Time • 3+ years exp • Westminster
Management
Confluence
Jira
Microsoft Teams
SharePoint
Apply
In office • Full-Time • Melbourne • Brisbane • Canberra
PowerShell
C#
C#
.NET
DevOps
AWS
AWS CDK
Azure
Azure DevOps
CI/CD
CloudFormation
Docker
Terraform
Apply
In office • Full-Time • Melbourne
Apply
$89k – $225k per year (Estimated) • Equity • Remote/Hybrid • Full-Time • Sydney • Melbourne
AI/ML
PyTorch
TensorFlow
Robotics
Digital Twin
Apply
Remote/Hybrid • Contractor • Melbourne
PowerShell
DevOps
Azure
Azure AKS
Azure DevOps
Bicep
CI/CD
Docker
Git
GitHub
GitHub Actions
Platform Engineering
Terraform
Kubernetes
Apply
$95k – $228k per year (Estimated) • Remote/Hybrid • Full-Time • 7+ years exp • Bachelor's Degree • Melbourne
Python
SQL
Databases
Apache Kafka
Kafka
Snowflake
AI/ML
AI Agents
dbt
Spark
DevOps
AWS
CI/CD
CloudFormation
Terraform
Apply
See all jobs
This is one of many
386,572 more open roles from verified company boards, updated every day.