1,468,379open jobs
89,168companies
225,581added this week
Browse all
Salary
≈ $28k – $57k per year (Estimated)
Location
In office (Gurgaon)
Seniority
Staff · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Sep 3, 2026. Ciena Corporation scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Ciena Corporation is an American networking systems company that makes optical transport platforms, coherent optical modules, routing and switching equipment and network automation software. Its customers include telecom operators, cloud and data center providers, governments and large enterprises, and it runs a major research and development centre in Ottawa, Canada. Listed on the New York Stock Exchange, the company is headquartered in Hanover, Maryland, United States.

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity-driving our business priorities alongside meaningful social, community, and societal impact.

Ciena India Private Limited seeks an ASIC/FPGA Design Engineer to contribute to the design, verification, and implementation of networking hardware. The role supports FPGA designs across data path and control functions and contributes throughout the product development lifecycle. Success in this position helps deliver reliable, high-performance networking solutions.

How you will make an impact:

  • Design, develop, and verify digital logic for ASICs and FPGAs using Verilog and SystemVerilog.

  • Contribute to VLSI design activities from specification through synthesis, place and route, and timing closure.

  • Perform logic simulation and analyze results to validate functional correctness and performance.

  • Collaborate on hardware-software integration to enable system operation.

  • Execute design bring-up, debugging, and validation activities in the lab.

  • Investigate customer issues and deliver resolutions.

  • Mentor new graduates and junior team members.

The must haves:

  • Education: Master’s degree in Electrical Engineering OR Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.

  • Experience: 10+ years of progressive engineering experience, ideally within a product development company.

  • Application of ASIC and FPGA design methodologies.

  • Utilization of Verilog and SystemVerilog for digital design and verification.

  • Experience with IP integration and hardware-software integration.

  • Knowledge of transport system design and protocols including Ethernet and OTN, and interface protocols such as PCIe, SPI, I2C, and MDIO.

  • Application of back-end constraints and entry into vendor design flows.

  • Utilization of design tools such as Vivado and Quartus.

  • Problem-solving, analytical, and independent thinking applied to design challenges.

  • Communication and collaboration skills used in cross-functional environments.

Nice to haves:

  • Scripting knowledge using Tcl, Python, or Perl.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,468,379 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Gurgaon
≈ $26k – $61k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Ahmedabad
Python
Verilog
SystemVerilog
Perl
AI/ML
NVLink
Chips/EDA
Formal Verification
Apply
≈ $43k – $90k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
Chips/EDA
Cadence Sigrity
Apply
$140k – $250k per year • Hybrid • Full-Time • 15+ years exp • Bengaluru • Austin • Santa Clara
Python
C++
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
≈ $19k – $45k per year (Estimated) • In office • Full-Time • 5+ years exp • Bengaluru
Verilog
C++
SystemVerilog
AI/ML
ONNX
LiteRT
Machine Learning
Robotics
Sensor Fusion
Path Planning
Chips/EDA
Siemens ModelSim
Apply
≈ $25k – $58k per year (Estimated) • In office • 7+ years exp • Bengaluru
C++
DevOps
CI/CD
Apply
Remote (India) • Full-Time
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Reinforcement Learning
AI Agents
Post-training
Chips/EDA
Verilator
OpenROAD Project
UVM
Xilinx Vivado
Yosys
Cocotb
Apply
FPGA Engineer 2 days ago
≈ $138k – $259k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Philadelphia
Java
Verilog
C#
SystemVerilog
VHDL
AI/ML
Machine Learning
Apply
In office • Internship • Master's Degree • Sophia Antipolis
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $40k – $119k per year (Estimated) • In office • Internship • Master's Degree • Sophia Antipolis
Python
Verilog
SystemVerilog
Apply
≈ $160k – $306k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Sunnyvale
Verilog
SystemVerilog
DevOps
Linux
Apply
$66k – $136k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • Ottawa
C++
DevOps
Rest API
Bitbucket
GitHub
Linux
Apply
≈ $74k – $131k per year (Estimated) • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Ottawa
Chips/EDA
LTspice
Cadence Allegro
Apply
≈ $76k – $133k per year (Estimated) • Equity • In office • Full-Time • Master's Degree • Ottawa
Python
C++
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $48k – $89k per year (Estimated) • Equity • In office • Full-Time • High School Diploma • Quebec
Python
MATLAB
Apply
≈ $50k – $91k per year (Estimated) • Equity • In office • Full-Time • Bachelor's Degree • Ottawa
Python
Apply
Senior AI Engineer 1 day ago
≈ $20k – $41k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Gurgaon
Python
JavaScript
C#
Python
Flask
FastAPI
C#
.NET
Databases
Snowflake
AI/ML
LangGraph
AutoGen
LangChain
LlamaIndex
Prompt Engineering
AI Agents
Semantic Kernel
CrewAI
RAG
Streamlit
OpenAI
LLMOps
Copilot Studio
Machine Learning
Frontend
Next.js
React.js
DevOps
Prometheus
Azure
CI/CD
Docker
Kubernetes
Azure AKS
Cortex
Management
Agile
Apply
≈ $31k – $68k per year (Estimated) • In office • 20+ years exp • Gurgaon
Apply
≈ $13k – $29k per year (Estimated) • In office • 2+ years exp • Gurgaon
Apply
≈ $16k – $43k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Gurgaon
DevOps
SLI/SLO/SLA
Analytics
Microsoft Excel
Apply
≈ $18k – $41k per year (Estimated) • In office • Master's Degree • Gurgaon
Python
AI/ML
TensorFlow
PyTorch
LLM
Apply
See all jobs
This is one of many
1,468,379 more open roles from verified company boards, updated every day.