{"id":1621896,"url":"https://alion.io/job/cirrus-logic-analog-design-engineer-dg","title":"Analog Design Engineer (DG)","company":{"id":449717,"name":"Cirrus Logic","domain":"cirrus.com","url":"https://alion.io/company/cirrus-logic","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Lever","truth_index":{"grade":"C","score":59,"open_postings":115,"ghost_share":0.687,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":null,"computed_at":"2026-10-13T05:45:00Z"}},"role":"Industrial Engineering","role_family":"Industrial Engineering","seniority":"senior","employment_type":"full_time","work_mode":"hybrid","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Edinburgh, United Kingdom"],"countries":["GB"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":60000,"max_usd":96000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":108},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Cadence AMS Designer","optional":false},{"name":"MATLAB","optional":false},{"name":"Simulink","optional":false},{"name":"Perl","optional":true},{"name":"Python","optional":true}],"status":"live","first_seen_at":"2025-10-27T14:03:46Z","employer_posted_date":"2025-10-27","last_verified_at":"2026-10-13T19:47:55Z","board_verified":true,"closed_at":null,"days_open":351,"trust":{"level":"ghost","repost_count":0,"flags":["stale","company_stale"],"days_open":350},"description":"Cirrus Logic is looking for a talented Senior/Staff Analog IC Design Engineer to help drive the next generation of technologies and products to serve new and exciting opportunities in Mixed-Signal IC design for consumer, automotive, health, and power management applications. We have a role for someone with experience in detailed transistor-level design and looking to develop into project and sub-system leadership. As part of a highly collaborative team, you will be responsible for the development of low-power, high-performance ICs in advanced CMOS processes, specified to drive transformational change in new applications and markets.\nResponsibilities:\nOwnership and development of advanced solutions for complex mixed-signal products and respective circuitry from concept, architecture, design, design integration through to production with an awareness of competing solutions and commercial pressures.\nModeling of solutions using tools such as Matlab, Simulink, Spectre, AMS Designer etc.\nTransistor level implementation of the design.\nDesign and verification of key analog/mixed-signal building blocks such as A/D and D/A converters, LDOs, DC/DC converters, PLLs, oscillators, op-amps, analog front ends (AFEs) and other precision analog circuits.\nOverseeing layout implementation and performing post-layout simulations and optimization.\nHands-on lab checkout, silicon learning, and debug.\nSupporting post-silicon activities including product validation, characterization, and production test\nRequired Skills and Qualifications:\nBSc, MSc, MEng or PhD in Electrical Engineering (or related fields) with proven and relevant professional experience in mixed-signal CMOS circuit design.\nDeep understanding of analog design flows including architecture, design, and design integration.\nStrong skills in CMOS analog design and layout of high precision, low power circuits.\nHands-on lab test/debug experience with a range of lab equipment.\nOrganised and detailed with strong communication skills.\nPossess outstanding analytical and problem-solving skills.\nResults-oriented and thrive in a dynamic environment.\nAble to operate effectively in a high-functioning interdependent team.\nPreferred Skills and Qualifications:\nKnowledge of discrete-time and continuous-time signal processing (ADC and DAC design).\nExperience of designing low-power/high-performance analog circuits (voltage/current references, oscillators, PLLs, LDOs, DC/DC converters, op-amps, AFEs, etc.).\nExperience in system and behavioral modelling.\nExperience designing for different CMOS processes and aggressive geometry nodes.\nUnderstanding of reliability concerns.\nUnderstanding of scripting languages such as Tcl, Perl, Python etc.","description_format":"text","description_chars":2702,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[{"name":"United Kingdom","iso":"GB","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Headphones & Audio"],"lifecycle":[{"event":"open","at":"2026-10-01T20:48:18Z"}],"visa":[],"liveness":{"score":4,"band":"cold","label":"Long shot","p_open":1,"p_active":0.155,"p_room":0.28,"age_days":350,"expected_fill_days":28,"reasons":["conf:1","stale_co","velocity","ghost","win:tail","crowd:brand"],"computed_at":"2026-10-13T05:45:00Z"},"pay":null,"html_url":"https://alion.io/job/cirrus-logic-analog-design-engineer-dg","json_url":"https://alion.io/job/cirrus-logic-analog-design-engineer-dg.json","meta":{"generated_at":"2026-10-13T22:26:22Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":34301,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-14T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":449717},"rest":"https://alion.io/mcp/rest/get_company?id=449717"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fcirrus-logic-analog-design-engineer-dg"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fcirrus-logic-analog-design-engineer-dg"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fcirrus-logic-analog-design-engineer-dg"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/cirrus-logic-analog-design-engineer-dg\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fcirrus-logic-analog-design-engineer-dg"}]}