{"id":463368,"url":"https://alion.io/job/csem-senior-ic-layout-engineer-fmd-100","title":"Senior IC Layout Engineer (F/M/D)","company":{"id":178514,"name":"CSEM","domain":"csem.ch","url":"https://alion.io/company/csem","size_band":"501-1000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Schema","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"explicit","locations":["Neuchâtel, Switzerland"],"countries":["CH"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":110000,"max_usd":251000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":1936},"experience_years_min":10,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Cadence Virtuoso","optional":false},{"name":"Siemens Calibre","optional":false}],"status":"live","first_seen_at":"2026-04-02T00:00:00Z","employer_posted_date":"2026-04-02","last_verified_at":"2026-10-29T01:07:04Z","board_verified":true,"closed_at":null,"days_open":210,"trust":{"level":"ok","repost_count":0,"flags":[],"days_open":209},"description":"Facing the challenges of our time -Help us grow and be more impactful!\nThe “Integrated and Wireless Systems” Business Unit, based in Neuchâtel, Switzerland is looking for a seasoned & creative IC Layout Engineer.\nYour mission\nYou will deliver high-quality IC layout solutions for advanced CMOS projects, with a strong emphasis on innovation and ultra-low-power designs.\nAs part of an experienced layout team, you will lead top-level integration, verification, and documentation through to successful tape-out.\nYou will work closely with Project Managers, IC designers, and PhD students on floor-planning and layout execution, including acceptance for fab integration.\nThis role offers the chance to drive best-in-class IC designs and apply cutting-edge layout techniques and tools.\nScope & success criteria: You own top-level integration layout deliverables (GDS, sign-off checks, and documentation) and support block-level work as needed; success is on-time, first-pass-quality tape-out readiness and smooth handoff for fab integration.\nYour responsibilities\nMain:\nExecute IC layout tasks (occasionally block-level; primarily top-level integration) through acceptance for integration and tape-out.\nOwn chip finishing, verification, version control, documentation, and delivery flow.\nMaster layout constraints and floor-planning for advanced CMOS designs.\nApply best practices for ESD and latch-up, and for analog and RF layout.\nRun LVS/DRC/ERC verification, troubleshoot and debug issues, and support tape-out execution.\nParticipate actively in projects to ensure smooth IC layout execution (synchronization, tracking, guidelines, quality, etc.).\nSupport project managers and designers in defining and executing layout tasks (preparation, resources, effort, and schedule).\nMaintain IC layout expertise and state-of-the-art techniques (ULP SoC, imager, analog, and RF) for advanced CMOS nodes and foundries, including process features/options, tools, and IT flows.\nEnsure work quality meets the company’s IC design and quality flow, and perform reviews/provide feedback.\nSupport designers, partners, customers, and project managers on layout (e.g., Virtuoso) and physical verification tools (e.g., Calibre), and share methodology (matching, low-power routing, RF parasitic avoidance, etc.).\nInnovation:\nContribute to CSEM’s innovation efforts through layout execution, technology choices, and modern CAD techniques, with a focus on ultra-low-power ICs (ULP SoC, imager, analog, and RF).\nYour profile\nKnow-how\n10+ years’ experience as an Analog/RF IC Layout Engineer (nanometer CMOS).\nStrong experience with Cadence (e.g., Virtuoso) and Siemens verification tools (e.g., Calibre) in production flows.\nStrong hands-on layout experience leading top-level activities for mixed-signal ASICs, from specifications and floor-planning to submitting GDS to the foundry.\nStrong experience with Cadence Virtuoso XL and Calibre DRC/LVS.\nStrong understanding of the state-of-the-art techniques, different circuit topologies and their constraints for the layout implementation.\nEducation in Electronics (vocational training or university degree).\nInterpersonal skills\nCurious, autonomous, and hands-on.\nYou are motivated to play a key role in developing innovative solutions and can adapt to new situations.\nYou are a good team player with strong communication skills in English; French or German is an asset.\nCSEM mission and values\nWe believe in a future that is imagined, shared, and created TOGETHER.\nAt CSEM, we don’t just innovate, we envision technologies that shape tomorrow.\nSince 1984, our purpose has remained constant: to harness science and technology for the benefit of society. Today, with over 650 people across Switzerland, we remain committed to our mission: to develop and transfer world-class solutions in digital technologies, precision manufacturing, and sustainable energy systems. In doing so, we empower Swiss industry to innovate and remain competitive.\nOur strength is the excellence of our people. We believe that strong values support the successful development of our organization as well as the harmonious and balanced development of all our employees.\nWe are\nA unique place between research and industry at the cutting edge of new technologies\nAn innovative, non-profit, and employee-driven company\nA dynamic, multidisciplinary, and multicultural environment\nA solar team focused on enabling solutions to energy challenges for a sustainable world\nWorking@CSEM means\nBeing part of a passionate community.\nFlexibility, attractive working conditions, and opportunities of development.\nBenefit from a management style based on trust & feedback and that favors a work-life balance.\nOur recruitment process\nFirst screening with one of our expert to assess your technical skills.\nHR interview to get to know you and explain what it is like to be part of the CSEM teams.\nYou prepare a case and present to your future team members and top management (depending on the position assessment).\nWe are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity.\nWe look forward to receiving your complete application file via (CV, cover letter, certificates & diplomas) our job page. Preference will be given to professionals applying directly.","description_format":"text","description_chars":5381,"description_truncated":false,"requirements":{"experience_years_min":10,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"phd","optional":false},"security_clearance":false,"languages":[{"language":"English","level":"All levels","optional":false}]},"benefits":[],"hiring_locations":[{"name":"Switzerland","iso":"CH","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Sensors & Transducers","Research Institutes"],"lifecycle":[{"event":"open","at":"2026-09-06T11:41:03Z"}],"visa":[],"liveness":{"score":17,"band":"cold","label":"Long shot","p_open":0.9,"p_active":0.69,"p_room":0.28,"age_days":209,"expected_fill_days":94,"reasons":["conf:59","win:tail","crowd:"],"computed_at":"2026-10-28T05:59:10Z"},"pay":null,"html_url":"https://alion.io/job/csem-senior-ic-layout-engineer-fmd-100","json_url":"https://alion.io/job/csem-senior-ic-layout-engineer-fmd-100.json","meta":{"generated_at":"2026-10-29T01:14:47Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":1760,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-30T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":178514},"rest":"https://alion.io/mcp/rest/get_company?id=178514"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fcsem-senior-ic-layout-engineer-fmd-100"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fcsem-senior-ic-layout-engineer-fmd-100"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fcsem-senior-ic-layout-engineer-fmd-100"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/csem-senior-ic-layout-engineer-fmd-100\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fcsem-senior-ic-layout-engineer-fmd-100"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":463368}},{"tool":"search_jobs","arguments":{"company":"csem.ch","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":463368},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}