607,540open jobs
29,092companies
85,853added this week
Browse all
Salary
$72k – $171k per year (Estimated)
Location
Remote (Europe, Asia, North America)
Seniority
Senior · 5+ years exp
Overview
Company
Impact
Profile match

About Us:

Founded 20 years ago and headquartered in Chicago, the DVGroup of financial services firms has grown to more than 600 people operating throughout North America, Europe and Asia. Since spinning out of a large brokerage firm in 2016, DVTrading has rapidly scaled as an independent proprietary trading firm utilizing its own capital, trading strategies, and risk management methodologies to provide liquidity to worldwide financial markets and hedging opportunities to commodity producers and users. Now, DVgroup affiliates include two broker dealers, a cryptocurrency market making firm, and a bourgeoning investment adviser.

Role Overview:

We are looking for an exceptional Senior FPGA Engineer to join our semi-systematic equities team. In this role, you will architect and deliver ultra-low-latency FPGA trading systems that drive our competitive edge across global equity and futures exchanges. This position offers the opportunity to lead, innovate, and push the limits of hardware performance in a fast-paced trading environment.

Key Responsibilities:

Technical Leadership

  • Lead and mentor a team of FPGA engineers developing next-generation hardware solutions for market making.
  • Architect and implement ultra-low-latency trading systems optimized for global equity and futures markets.
  • Define and execute the technical vision and roadmap for FPGA-based trading infrastructure.
  • Partner closely with quantitative researchers, software developers, and network engineers to deliver integrated, high-performance trading platforms.

System Development

  • Design and implement high-throughput FPGA firmware for market data feed handling and order execution.
  • Build modular, reusable, and scalable FPGA architectures supporting exchanges such as NYSE, NASDAQ and CBOE.
  • Develop robust testing frameworks and automated deployment pipelines to ensure stability and reliability in production.

Required Qualifications:

  • 5+ years of hands-on FPGA design and development experience, ideally within high-frequency or market-making systems.
  • Expert-level proficiency in SystemVerilog targeting Xilinx platforms.
  • Deep understanding of networking and low-level protocols (10G Ethernet, multicast, MAC/PCS layers).
  • Proven track record in ultra-low-latency hardware design and performance optimization.

DV is not accepting unsolicited resumes from search firms. Only search firms with valid, written agreements with DV should submit resumes in response to DV’s posted positions. All resumes submitted by search firms to DV via e-mail, the Internet, personal delivery, facsimile, or any other method without a valid written agreement shall be deemed the sole property of DV, and no fee will be paid in the event the candidate is hired by DV. DV is proud to be an equal opportunity employer and committed to creating an inclusive environment for all employees.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
607,540 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
Design Engineer II 7 hours ago
$23k – $49k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Nanjing
Python
C++
SystemVerilog
Chips/EDA
Cadence Palladium
Apply
Lead Design Engineer 7 hours ago
$30k – $72k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Nanjing
Python
C++
SystemVerilog
Chips/EDA
Cadence Palladium
Apply
$230k – $323k per year • Equity • Remote • Full-Time • 7+ years exp • Bachelor's Degree • San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Synopsys HSPICE
Synopsys Fusion Compiler
Cadence Tempus
Synopsys FineSim
Siemens Eldo
Apply
$380k – $500k per year • Remote/Hybrid • Full-Time • San Francisco
Verilog
SystemVerilog
AI/ML
Reinforcement Learning
Function Calling
OpenAI
Post-training
Tool Use
Chips/EDA
Formal Verification
Apply
$92k – $206k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Toronto
Python
C
C++
SystemVerilog
Perl
C
U-Boot
AI/ML
InfiniBand
NVLink
Chips/EDA
UVM
Apply
$48k – $109k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • London
Python
SQL
Apply
$50k – $76k per year (Estimated) • In office • Internship • Bachelor's Degree • New York
Python
C++
AI/ML
Time Series Forecasting
Apply
$93k – $271k per year (Estimated) • In office • Internship • Bachelor's Degree • New York
Python
C++
Apply
$80k – $100k per year • In office • Bachelor's Degree • New York
Python
SQL
C++
Apply
$49k – $76k per year (Estimated) • In office • Internship • Bachelor's Degree • New York
Python
AI/ML
NumPy
Time Series Forecasting
Apply
See all jobs
This is one of many
607,540 more open roles from verified company boards, updated every day.