{"id":383542,"url":"https://alion.io/job/elevate-semiconductor-staff-analog-ic-layout-engineer-block-chip","title":"Staff Analog IC Layout Engineer (Block & Chip)","company":{"id":5777,"name":"Elevate Semiconductor","domain":"elevatesemi.com","url":"https://alion.io/company/elevate-semiconductor","size_band":null,"is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workable","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["San Diego, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":145000,"max":175000,"currency":"USD","period":"year","gross":null,"usd_annual":175000},"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Siemens Calibre","optional":false}],"status":"live","first_seen_at":"2026-09-03T00:00:00Z","employer_posted_date":"2026-09-03","last_verified_at":"2026-10-28T15:57:43Z","board_verified":true,"closed_at":null,"days_open":55,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":55},"description":"As a Staff Analog Layout Engineer, you will take technical ownership of the physical layout and verification of complex analog and mixed-signal integrated circuits for the ATE market. You will work across both block-level and full-chip layout using advanced process technologies ranging from 65nm CMOS to 100+V BCD.\nThis role offers the opportunity to solve complex layout challenges, collaborate closely with analog design engineers, and influence layout strategy across projects. You will apply your expertise in matching, parasitics, reliability, and manufacturability while helping establish best practices and drive designs through successful tapeout.\nResponsibilities\nPerform physical layout of analog and mixed-signal integrated circuits at both the block and full-chip level\nDevelop floorplans and optimize component placement for area, performance, and power\nPerform LVS and DRC verification to ensure layout accuracy and compliance with process design rules\nCollaborate closely with design engineers to translate circuit requirements into high-quality physical layouts\nPartner with digital design, packaging, and other cross-functional teams to optimize overall chip performance\nTroubleshoot and resolve layout, verification, and manufacturability issues\nRequirements\nBachelor’s degree in Electrical Engineering or a related field\nMinimum of 8 years of professional experience in analog and mixed-signal IC layout design\nStrong understanding of analog CMOS circuits and device physics\nSolid knowledge of the IC design, qualification, and manufacturing lifecycle\nHands-on experience with industry-standard EDA tools such as Cadence, Mentor Graphics, or Tanner\nProficiency in LVS and DRC verification using Cadence or Mentor tools\n\nPreferences\nExperience with high-voltage (100V+) BCD, LDMOS, and STI layout\nExperience with mixed-voltage designs involving multiple supply rails and power domains\nExperience with high-speed, multi-Gbps circuit layout\nExperience with high-accuracy and precision analog circuit layout\nExperience with high-resolution data converter layout\nExperience with BiCMOS process technologies\nProgramming and scripting experience, particularly with SKILL and Calibre scripts\nThe anticipated annual base salary range for this position is $145,000.00 to $175,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.\nIn addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.","description_format":"text","description_chars":2707,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Test & Measurement Instruments","Analog & Power Semiconductors"],"lifecycle":[{"event":"open","at":"2026-09-05T22:14:29Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 1","filings_12m":1,"filings_prev_12m":3,"green_card_filings_12m":0,"median_offered_wage_usd":132500,"route":null,"cap_exempt":false,"checked_at":"2026-10-15T11:24:14+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)"],"filings_for_role_12m":0}],"liveness":{"score":42,"band":"fade","label":"Fading","p_open":1,"p_active":0.757,"p_room":0.55,"age_days":55,"expected_fill_days":50,"reasons":["conf:7","win:tail"],"computed_at":"2026-10-28T05:59:10Z"},"pay":{"stated_usd_annual":175000,"is_top_pay":false},"html_url":"https://alion.io/job/elevate-semiconductor-staff-analog-ic-layout-engineer-block-chip","json_url":"https://alion.io/job/elevate-semiconductor-staff-analog-ic-layout-engineer-block-chip.json","meta":{"generated_at":"2026-10-28T18:54:54Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":25832,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-29T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":5777},"rest":"https://alion.io/mcp/rest/get_company?id=5777"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Felevate-semiconductor-staff-analog-ic-layout-engineer-block-chip"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Felevate-semiconductor-staff-analog-ic-layout-engineer-block-chip"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Felevate-semiconductor-staff-analog-ic-layout-engineer-block-chip"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/elevate-semiconductor-staff-analog-ic-layout-engineer-block-chip\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Felevate-semiconductor-staff-analog-ic-layout-engineer-block-chip"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":383542}},{"tool":"search_jobs","arguments":{"company":"elevatesemi.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":383542},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}