1,622,553open jobs
97,402companies
249,244added this week
Browse all
Salary
≈ $77k – $136k per year (Estimated)
Location
In office (Vancouver)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 14, 2026. First seen by Alion on Dec 18, 2025.

Overview
Company
Impact
Profile match
Connected Intelligence at a fraction of total cost of ownership. Without the downsides of advanced packaging, you achieve higher number of cores, compute performance, test coverage, and yield.

Join the leading chiplet startup! As an Eliyan digital designer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be developing micro-architecture specifications and RTL design descriptions for best-in-class PHYs and Controllers. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits. MUST BE WILLING TO WORK ONSITE - M-F

Key Responsibilities

  • Design, develop and/or integrate Ethernet PCS/PMA IPs for various data rates (100/200/400/800G)
  • Develop micro-architecture specifications and implement digital designs using SystemVerilog
  • Ensure compliance with Ethernet standards (IEEE 802.3)
  • Optimize designs for power, area, and performance
  • Collaborate with verification engineers for IP verification
  • Work closely with physical design team for physical implementation
  • Participate in design reviews and ensure design quality
  • Develop and maintain all IP design collaterals that include documentation, RTL, SDC constraints, power intent definition (UPF/CPF), LINT/CDC rule files and waivers
  • Stay up to date with industry trends, emerging technologies and progress in standards’ bodies

Qualifications

  • Bachelors or Masters or Ph.D in Electrical Engineering and related fields, or equivalent
  • 5+ years of experience in high-speed digital design (preferably in retimer, gearbox, Ethernet PMA/PCS logic)
  • Strong expertise in RTL and Assertion coding with SystemVerilog
  • Proficiency in taking RTL through synthesis and produce a PPA optimized frontend netlist
  • Knowledge of Ethernet 802.3 standards’ clauses related to 100G/200G/400G/800G, Auto-Negotiation and Link Training
  • Strong bias for innovations across all aspects of digital design including automation of mundane activities and methods for quality improvement
  • Experience integrating 3rd party mixed signal IPs
  • Proven track record of being part of a start-up like environment
  • Knowledge of DRAM Controllers/PHYs and HBM Memory a plus
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,622,553 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Vancouver
Electronics Engineer 28 days ago
$70k – $81k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Coquitlam
DevOps
Wi-Fi
Apply
≈ $103k – $173k per year (Estimated) • In office • Full-Time • 8+ years exp • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
DevOps
HPC
Chips/EDA
Synopsys Fusion Compiler
Cadence Genus
Apply
≈ $102k – $171k per year (Estimated) • In office • Full-Time • 4+ years exp • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
≈ $102k – $171k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
$64k – $96k per year • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • Markham
Python
C
MATLAB
C
Embedded C
MATLAB
Simulink
DevOps
RTOS
Jenkins
Management
Agile
Apply
≈ $17k – $41k per year (Estimated) • In office • Full-Time • 6+ years exp • Master's Degree • India
Python
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
UVM
Formal Verification
Apply
$120k – $180k per year • In office • Secret • 12+ years exp • Bachelor's Degree • United States
SystemVerilog
Chips/EDA
Xilinx Vivado
Management
SharePoint
Microsoft Office
Apply
≈ $28k – $64k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Formal Verification
Management
Agile
Apply
≈ $39k – $93k per year (Estimated) • In office • 5+ years exp • Shanghai
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
$231k – $347k per year • In office • 10+ years exp • Bachelor's Degree • Long Beach
Verilog
SystemVerilog
VHDL
Chips/EDA
Cadence Sigrity
Keysight ADS
Ansys SIwave
HyperLynx
Apply
≈ $102k – $171k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
≈ $102k – $171k per year (Estimated) • In office • Full-Time • 4+ years exp • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
≈ $103k – $173k per year (Estimated) • In office • Full-Time • 8+ years exp • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
DevOps
HPC
Chips/EDA
Synopsys Fusion Compiler
Cadence Genus
Apply
≈ $92k – $179k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree
Python
AI/ML
BERT
Apply
≈ $136k – $260k per year (Estimated) • In office • Full-Time
Apply
≈ $35k – $57k per year (Estimated) • In office • 1+ year exp • Bachelor's Degree • Vancouver
SQL
DevOps
Datadog
SLI/SLO/SLA
Management
Confluence
Jira
Freshdesk
QA
Postman
Sentry
Apply
≈ $73k – $131k per year (Estimated) • In office • Vancouver
Python
JavaScript
Ruby
Node JS
Ruby
Ruby on Rails
Frontend
Vue.js
GraphQL
React.js
Alpine.js
Mobile
Firebase
DevOps
Rest API
CI/CD
AWS
AWS Lambda
GitHub
Apply
≈ $50k – $118k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Vancouver
Apply
≈ $33k – $57k per year (Estimated) • In office • 1+ year exp • Vancouver
Management
Outlook
Microsoft Office
Apply
≈ $34k – $71k per year (Estimated) • In office • Vancouver
Apply
See all jobs
This is one of many
1,622,553 more open roles from verified company boards, updated every day.