Salary
≈ $54k – $155k per year (Estimated)
Location
In office (Lund)
Confirmed on the employer's own hiring board on Oct 4, 2026. First seen by Alion on Sep 22, 2026. Ericsson scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Ericsson is a Swedish telecommunications company founded in 1876 and headquartered in Stockholm. It supplies mobile network equipment and software to operators worldwide. The company is one of the largest providers of fifth generation network infrastructure.
Join our Team
About this opportunity
Join Ericsson in Lund for a Master’s thesis focused on developing a Python-based verification framework for Ethernet transmitter and receiver designs.
Ethernet is a core communication technology in modern digital systems and robust verification is essential for validating packet generation, transmission, reception and protocol compliance. In this thesis, you will investigate how Cocotb and Python can complement traditional SystemVerilog/UVM-based verification by enabling reusable, maintainable and productive verification environments.
What you will do
- Develop a Cocotb-based verification environment for Ethernet transmitter and receiver RTL designs.
- Create Python-based Ethernet packet generators.
- Drive packets into the transmitter and verify their correct reception at the receiver.
- Implement protocol-aware scoreboards, reference models and checkers.
- Perform automated end-to-end verification of Ethernet packet transfer.
- Evaluate Cocotb’s effectiveness compared with traditional verification methodologies, with focus on productivity, maintainability and reusability.
- Document the design, implementation, test strategy, results and recommendations for adoption in ASIC verification environments.
The skills you bring
- Currently pursuing a master’s degree in electrical engineering, Computer Engineering, Embedded Systems or a related field.
- Background in digital design and RTL coding using VHDL, Verilog, or SystemVerilog.
- Basic scripting experience in Python and TCL; experience with Cocotb is an advantage.
- Interest in Ethernet, communication protocols, ASIC development and digital verification.
- Strong analytical and problem-solving skills.
- Ability to document technical work clearly and communicate findings effectively.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,176,241 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Lund
Sr ASIC IP Developer
13 days ago
≈ $71k – $164k per year (Estimated) • In office • 8+ years exp • Master's Degree • Lund
SystemVerilog
Chips/EDA
Synopsys SpyGlass
Apply
Sr ASIC Verification engineer
13 days ago
≈ $68k – $156k per year (Estimated) • In office • 8+ years exp • Master's Degree • Lund
SystemVerilog
Chips/EDA
UVM
Formal Verification
Management
Agile
Apply
Master Thesis: IP-Level Shift-Left RTL Power Analysis Flow for Early Power Insight and Optimization
13 days ago
≈ $54k – $154k per year (Estimated) • Hybrid • Stockholm
Python
SystemVerilog
DevOps
Shift-Left
Cybersecurity
Shift-Left Security
Chips/EDA
Synopsys Fusion Compiler
UVM
Synopsys PrimePower
Apply
≈ $53k – $152k per year (Estimated) • In office • Stockholm
Python
SystemVerilog
DevOps
Shift-Left
Cybersecurity
Shift-Left Security
Chips/EDA
Synopsys SpyGlass
UVM
Synopsys PrimePower
Apply
Master Thesis: Evaluating coaxial connector contact integrity for ultra-low-level RF receive signals
12 days ago
≈ $51k – $146k per year (Estimated) • In office • Master's Degree • Stockholm
Apply
Senior Software Development Engineer II
1 day ago
≈ $15k – $38k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Noida
Python
JavaScript
Java
TypeScript
Databases
PostgreSQL
Redis
Frontend
Angular
DevOps
Terraform
Ansible
CI/CD
Jenkins
Git
AWS
GitLab
Management
Agile
Apply
Software Tech Lead
1 day ago
≈ $68k – $195k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Cairo
Python
JavaScript
TypeScript
Node JS
Databases
MySQL
PostgreSQL
RabbitMQ
Apache Kafka
Frontend
React.js
DevOps
CI/CD
Docker
Kubernetes
Management
Jira
Agile
Scrum
Apply
In office • Full-Time • 1+ year exp • Bachelor's Degree • Cairo
Python
Java
PHP
Ruby
PowerShell
C#
C++
Swift
Apply
SOC Administrator (Splunk - FortiSIEM)
1 day ago
≈ $38k – $106k per year (Estimated) • In office • Full-Time • 2+ years exp • Cairo
Python
PowerShell
DevOps
Splunk
Cybersecurity
MITRE ATT&CK
SIEM
Apply
Senior AI Agent Engineer
1 day ago
≈ $75k – $190k per year (Estimated) • In office • Full-Time • 3+ years exp • Cairo
Python
Python
FastAPI
Databases
PostgreSQL
Weaviate
Chroma
Milvus
pgvector
Pinecone
Qdrant
AI/ML
LangGraph
AutoGen
LangChain
Fine-tuning
AI Agents
Arize Phoenix
DeepEval
Haystack
Langfuse
LangSmith
Pydantic AI
Llama
CrewAI
Gemini
LLM
Human-in-the-Loop
LLM Guardrails
Multi-Agent Systems
Tool Use
Apply
≈ $53k – $154k per year (Estimated) • In office • Stockholm
Python
C++
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $55k – $158k per year (Estimated) • In office • Master's Degree • Lund
Verilog
SystemVerilog
AI/ML
Human-in-the-Loop
Machine Learning
Apply
≈ $54k – $156k per year (Estimated) • In office • Master's Degree • Lund
Verilog
SystemVerilog
VHDL
AI/ML
AI Agents
Apply
Master Thesis: Learned Evidence Ranking for ASIC Verification Quality and Debug using AI ML
2 days ago
≈ $54k – $156k per year (Estimated) • In office • Stockholm
Python
SystemVerilog
AI/ML
Machine Learning
Chips/EDA
UVM
Apply
Master Thesis: AI-driven antenna design
2 days ago
≈ $53k – $154k per year (Estimated) • In office • Master's Degree • Stockholm
Python
AI/ML
AI Agents
Machine Learning
Chips/EDA
Ansys HFSS
Apply
Experienced Electronics Engineer
2 days ago
≈ $52k – $148k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Lund
DevOps
Wi-Fi
Chips/EDA
Mentor Xpedition
Management
Intercom
Apply
EMC Test and Verification Engineer, Lund
3 days ago
≈ $64k – $147k per year (Estimated) • In office • Full-Time • 5+ years exp • Lund
Management
Intercom
Apply
FPGA Developer (Designer)
3 days ago
≈ $66k – $151k per year (Estimated) • In office • 8+ years exp • Master's Degree • Lund
SystemVerilog
VHDL
Management
Agile
Apply
≈ $55k – $158k per year (Estimated) • In office • Master's Degree • Lund
Verilog
SystemVerilog
AI/ML
Human-in-the-Loop
Machine Learning
Apply
≈ $54k – $156k per year (Estimated) • In office • Master's Degree • Lund
Verilog
SystemVerilog
VHDL
AI/ML
AI Agents
Apply
This is one of many
1,176,241 more open roles from verified company boards, updated every day.

