{"id":658027,"url":"https://alion.io/job/eridu-asic-chip-design-lead","title":"ASIC Chip Design Lead","company":{"id":673094,"name":"Eridu","domain":"eridu.ai","url":"https://alion.io/company/eridu-2","size_band":"201-500","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Rippling","truth_index":{"grade":"A","score":89,"open_postings":29,"ghost_share":0.103,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":159,"computed_at":"2026-10-15T05:46:00Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Saratoga, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":154000,"max_usd":293000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":576},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-02-04T00:15:58Z","employer_posted_date":"2026-02-04","last_verified_at":"2026-10-15T14:03:52Z","board_verified":true,"closed_at":null,"days_open":253,"trust":{"level":"ok","repost_count":0,"flags":["company_stale"],"days_open":253},"description":"About Eridu\nEridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI. Today’s AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order of magnitude improvement in performance and unlock greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs and improving reliability.\nThe company’s solutions and value proposition have been widely validated by leading hyperscalers.\nEridu has raised over $200M to date including its most recent, oversubscribed Series A round. The company is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exits, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world’s leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu is working with best-in-class supply chain partners including silicon, packaging and systems.\nVisit our website eridu.ai to learn more.\n Position Overview\nWe are seeking a hands-on ASIC Chip Design Lead to own chip design execution from micro-architecture through full-chip integration and timing signoff. This role sits between senior individual contributor and technical lead: you will personally drive RTL and micro-architecture while providing execution leadership across design, verification, and physical design teams.\nThis is a highly technical, roll-up-your-sleeves role for someone who has taken chips to tape-out, understands what breaks late in the cycle, and knows how to drive designs to closure in a fast-paced startup environment.\nResponsibilities\nHands-on RTL Development\nWrite, review, and debug production-quality RTL in Verilog/SystemVerilog\nOwn RTL blocks end-to-end from specification through signoff\nMake timing-, area-, and power-aware design decisions at the RTL and micro-architecture levels\nPerform detailed code reviews and set a high technical bar for RTL quality\nMicro-Architecture Specification\nDraft detailed micro-architecture specifications derived from architecture documents and feature requirements\nTranslate high-level requirements into implementable pipelines, control logic, datapaths, interfaces, and corner-case handling\nClearly define performance, latency, and resource tradeoffs to unblock RTL and verification execution\nPhysical-Design-Aware Design & Timing Closure\nWork closely with Physical Design to improve synthesis and place-and-route timing.\nIterate on RTL, hierarchy, micro-architecture, and floorplanning to address timing, congestion, and QoR issues\nAnalyze synthesis and P&R reports and proactively drive timing, area, and power improvements\nVerification Collaboration & Debug\nPartner with Design Verification to debug functional and performance issues\nReview functional and code coverage and provide actionable feedback\nOwn bugs from discovery through fix, validation, and closure\nFull-Chip Integration & Signoff\nOwn full-chip RTL integration and block roll-up\nRun chip-level synthesis, define constraints, and close chip-level timing\nDeliver timing-clean netlists to Physical Design that meet performance targets\nExecution Discipline & Technical Leadership\nDrive block- and chip-level design checklists as execution quality gates\nReview checklist status with designers and proactively push closure of open items\nContinuously refine design methodologies, checklists, and flows based on silicon learnings\nLead by technical authority and hands-on execution rather than coordination alone\nQualifications\nStrong hands-on experience with RTL design and micro-architecture\nProven experience with full-chip integration and timing closure\nLed at least one full-chip tape-out within the last 3 years, with direct responsibility for design signoff and PD handoff\nDeep understanding of synthesis, static timing analysis, and physical-design collaboration\nExperience refactoring and restructuring RTL to resolve timing, area, and congestion challenges\nComfortable working cross-functionally with architecture, verification, firmware, and physical design teams\nDemonstrated ability to drive execution in ambiguous, fast-moving environments\nNice to Have\nSilicon bring-up experience, including post-silicon debug and RTL-to-silicon correlation\nHands-on experience defining and refining SDC constraints and improving post-layout timing\nKnowledge of high-performance networking architectures and Ethernet-based systems\nFamiliarity with Ultra Ethernet and/or UCIe chip-to-chip interconnect protocols\nExperience with chiplet-based system design\nWhy Join Us?\nAt Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers.\nThe starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.\nNotice to Recruiting Agencies\nEridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.","description_format":"text","description_chars":6113,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Network Equipment","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-09-10T21:14:58Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 4","filings_12m":4,"filings_prev_12m":2,"green_card_filings_12m":0,"median_offered_wage_usd":217500,"route":null,"cap_exempt":false,"checked_at":"2026-10-15T11:24:14+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)"],"filings_for_role_12m":3}],"liveness":{"score":26,"band":"fade","label":"Fading","p_open":1,"p_active":0.719,"p_room":0.36,"age_days":253,"expected_fill_days":159,"reasons":["conf:3","velocity","win:tail","crowd:"],"computed_at":"2026-10-15T05:46:00Z"},"pay":null,"html_url":"https://alion.io/job/eridu-asic-chip-design-lead","json_url":"https://alion.io/job/eridu-asic-chip-design-lead.json","meta":{"generated_at":"2026-10-15T16:12:49Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":24736,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-16T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":673094},"rest":"https://alion.io/mcp/rest/get_company?id=673094"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Feridu-asic-chip-design-lead"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Feridu-asic-chip-design-lead"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Feridu-asic-chip-design-lead"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/eridu-asic-chip-design-lead\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Feridu-asic-chip-design-lead"}]}