Salary
$150k – $250k per year
Location
In office (Saratoga)
Seniority
Senior · 5+ years exp
Employment
Full-Time
Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Apr 2, 2026. E-Space scores C on the Alion truth index.
Overview
Company
Impact
Profile match
Headquartered jointly in Toulouse, France, and Arlington, Texas, United States, E-Space is an aerospace and satellite communications enterprise specializing in sustainable low Earth orbit (LEO) mega-constellations and secure global data infrastructure. Founded in 2021 by satellite communications entrepreneur Greg Wyler (founder of O3b Networks and OneWeb), the company develops mass-manufacturable small satellites engineered with a debris-resilient architecture - designed to absorb impact without fragmenting, entrain untracked orbital debris, and cleanly deorbit at end-of-life to maintain orbital sustainability.
We are looking for FPGA Design Engineers to develop, implement, and verify FPGA firmware for satellite avionics systems. You will work across multiple boards and subsystems, designing RTL for flight computers, payload processing, communications, and sensor interfaces. The role requires strong digital design fundamentals and the ability to deliver reliable, radiation-tolerant FPGA designs for a space environment.
Key Responsibilities:
- Design and implement RTL in SystemVerilog or VHDL for satellite avionics FPGAs across a variety of FPGA platforms.
- Develop AXI Memory-Mapped and AXI-Stream protocol implementations for inter-subsystem communication.
- Perform FPGA resource and size estimation including logic, memory, and DSP budgeting.
- Implement clock-domain-crossing (CDC) design techniques and verify timing closure across designs.
- Design clock/reset tree architectures and manage timing-closure strategies for complex multi-clock designs.
- Develop SPI, I²C, GPIO, and other low-speed peripheral interfaces alongside high-speed transceiver links.
- Apply fault-tolerant digital design techniques including TMR, ECC, scrubbing, and SEE mitigation.
- Perform synthesis and place-and-route using vendor toolchains, including custom placement constraints.
- Support board bring-up by developing configuration, interface verification, and debug test sequences.
- Collaborate with digital design, power, and PCB layout engineers to ensure FPGA support circuitry meets requirements.
Required Qualifications:
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
- 5+ years of FPGA design experience in aerospace, defense, or high-reliability systems.
- Proficiency in SystemVerilog and/or VHDL for RTL design.
- Experience with FPGA synthesis, place-and-route, and timing closure workflows.
- Demonstrated knowledge of AXI or similar bus protocols and interface design.
- Experience with clock-domain crossing techniques, FIFO design, and multi-clock architectures.
- Understanding of radiation effects on FPGAs and mitigation strategies (TMR, ECC, scrubbing).
Preferred Qualifications:
- Experience with a variety of FPGA platforms and vendor toolchains (e.g., flash-based, SRAM-based, anti-fuse architectures).
- Background in signal processing (FFT, FIR/IIR filters) and DSP integration.
- Experience with transceiver design and high-speed serial communications on FPGAs.
- Exposure to DAC/ADC interfaces and mixed-signal digital handling.
- Experience with satellite or spacecraft FPGA applications.
- Proficiency in Python or TCL scripting for automation and build infrastructure.
Tools & Technologies:
- FPGA vendor toolchains (synthesis, place-and-route, timing analysis)
- RTL simulation tools (e.g., VCS, QuestaSim, or equivalent)
- Python, TCL, or shell scripting for build automation
- Makefiles for FPGA build workflows
Additional Requirements
This is a fast-paced, high-impact environment - flexibility to occasionally work extended hours or weekends during critical periods is expected.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,818,880 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Saratoga
$98k – $182k per year • In office • Secret • Bachelor's Degree • Grand Prairie
Python
JavaScript
TypeScript
C#
C++
DevOps
Terraform
Ansible
OpenShift
GitLab CI
Azure
CI/CD
Docker
Kubernetes
Nexus Repository
Linux
Windows
Management
Agile
Apply
FPGA Design Applications Engineer
2 days ago
$133k – $213k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • San Jose
DevOps
GitHub
Apply
Product Engineer
2 days ago
$80k – $100k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • Buffalo
Apply
Cloud Hardware Development Engineer, Storage , AWS Hardware Engineering, Hardware Engineering Services
6 hours ago
$159k – $215k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Denver
DevOps
AWS
Amazon S3
Linux
Apply
$117k – $160k per year • Equity • In office • Full-Time • 4+ years exp • Herndon
DevOps
AWS
Apply
Lead C++ Software Engineer
24 days ago
$102k – $189k per year • Equity • In office • Full-Time • 2+ years exp • Master's Degree • Burlington
Verilog
C++
SystemVerilog
VHDL
DevOps
Linux
Unix
Chips/EDA
Cadence Palladium
Apply
Hardware Design Engineer
24 days ago
$125k – $240k per year • In office • TS/SCI • 6+ years exp • Bachelor's Degree • Annapolis Junction
Python
Verilog
C++
SystemVerilog
VHDL
Bash
MATLAB
DevOps
GitLab
Windows
Apply
Stage Ingénieur : Génération semi-automatique de modèles, stimuli et testbenches par agents IA (F/H)
24 days ago
≈ $48k – $89k per year (Estimated) • In office • Internship • Toulouse
Python
Verilog
SystemVerilog
VHDL
AI/ML
AI Agents
Apply
Junior DfT Design Engineer - MCU
24 days ago
$35k – $48k per year • In office • Full-Time • Master's Degree • Catania
Python
Verilog
C++
SystemVerilog
VHDL
Apply
Hardware Engineer
24 days ago
$155k – $259k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
Verilog
SystemVerilog
Chips/EDA
Cadence Allegro
Mentor Xpedition
Apply
Senior Hardware Engineer
23 days ago
≈ $120k – $219k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Saratoga
Apply
Senior Relationship Banker - Saratoga, CA
11 days ago
≈ $101k – $233k per year (Estimated) • In office • Full-Time • 5+ years exp • High School Diploma • Saratoga
Apply
Core Software Engineer
15 days ago
$160k – $200k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Saratoga
Python
Rust
C++
DevOps
Rest API
Helm
OpenTelemetry
VMWare
Prometheus
CI/CD
AWS
Docker
Kubernetes
Grafana
KVM
OpenStack
Linux
Apply
Manager, Thermal/Mechanical Engineering
16 days ago
≈ $120k – $236k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Saratoga
Design
SolidWorks
Apply
This is one of many
1,818,880 more open roles from verified company boards, updated every day.

